

## TI Designs: TIDA-01527

# C2000™マイクロコントローラ搭載、精度 $\pm 0.1^\circ$ 、ディスクリート・リゾルバ・フロントエンドのリファレンス・デザイン



### 概要

このリファレンス・デザインは、リゾルバ・センサ用の励起アンプおよびアナログ・フロント・エンドです。このデザインは、1in<sup>2</sup>のプリント基板(PCB)上に、ディスクリート部品と標準のオペアンプのみを実装しています。提供されるアルゴリズムとコード例では、C2000™マイクロコントローラ(MCU) LaunchPad™開発キットとTMS320F28069M MCUを使用して、信号処理と角度の計算を行います。このリファレンス・デザインは、革新的な拡散信号処理方式を使用しています(3を参照)。この方式によりシステム精度が250%も向上し、同時にハードウェアのコストと複雑性を妥当なレベルに抑えられます。

TIDA-01527は、TIDA-00796およびTIDA-00363リファレンス・デザインに付随する、ローコストのデザインです。これらのデザインはPGA411-Q1をベースとしており、保護や診断などの高度な機能を提供します。

### リソース

<a href="#">TIDA-01527</a>	デザイン・フォルダ
<a href="#">TLV4171</a>	プロダクト・フォルダ
<a href="#">TLV431B-Q1</a>	プロダクト・フォルダ
<a href="#">TMS320F28069M</a>	プロダクト・フォルダ





E2Eエキスパートに質問

### 特長

- 1in<sup>2</sup>の4層PCB上に最小限の部品を実装するデザイン
- 業界標準の部品
- 低コスト
- ソース・コードを含む、TMS320F28069M C2000™ MCU用のファイアウォールのサンプル
- アンダーサンプリング・アルゴリズムによる角度計算
- パフォーマンス・アップグレードが可能
- $\pm 0.25^\circ$ の角度読み出し精度、革新的な拡散信号処理方式を使用した場合 $\pm 0.1^\circ$

### アプリケーション

- ACドライブ位置フィードバック
- HEV/EVのインバータおよびモータ制御
- 電動自転車
- サーボ・ドライブ位置フィードバック





使用許可、知的財産、その他免責事項は、最終ページにあるIMPORTANT NOTICE(重要な注意事項)をご参照くださいますようお願いいたします。英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、[www.ti.com](http://www.ti.com)で閲覧でき、その内容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。

## 1 System Description

High-performance motor control applications traditionally require a speed or position sensor for the control loop feedback. Various methods and new algorithms are available which may eliminate the requirement for a physical sensor; however, many applications cannot achieve the required performance and reliability through sensorless control. Examples include traction inverters for hybrid-electric vehicles (HEV) and electric vehicles (EV), electric power steering, motor drives and servos in industrial applications. A resolver is one of the most popular angular sensors due to its reliability (even in an harsh environment) and the ratiometric output, which suppresses common-mode noise.

This discrete resolver front-end reference design provides a simple implementation of a resolver interface. The design uses a small PCB which implements an excitation amplifier for the primary winding and the analog signal front end for the feedback windings. The PCB connects to the [C2000 LaunchPad with the TMS320F28069M MCU](#) over a flat ribbon cable or by using a small PCB adapter. The provided code example for the MCU uses the undersampling algorithm for readback signals demodulation and the arc tangent goniometric function for the angle calculation.

Components used in this design have been rated for automotive applications or have an automotive-qualified alternative. The guide also suggests more customized components with higher integration for performance upgrade.

---

**注:** The TIDA-01527 reference design has not been tested for any automotive or industrial requirements (for example, functional safety or electromagnetic compatibility). The design serves as a practical guidance and inspiration for the customer's system implementation.

---

### 1.1 Key System Specifications

表 1. Key System Specifications

PARAMETER	SPECIFICATIONS
Resolver excitation voltage	Typically 4 V <sub>RMS</sub> or 7 V <sub>RMS</sub>
Input voltage	12 V to 15 V
Resolver excitation frequency	Scalable, optimized for 5 kHz
PCB dimensions	25.4 mm × 25.4 mm
Output signal levels	0 V to 2.54 V
Supported excitation current	< 80 mA, upgrade possible
Protection mechanisms (e.g. current, voltage, temperature, electrostatic discharge (ESD))	None
Excitation amplifier modulation	Sine-wave-modulated pulse width modulation (PWM), fixed frequency f = 312.5 kHz, variable duty cycle
Accuracy	±0.25° angle readout accuracy or ±0.1° using the innovative scattering signal processing method (see <a href="#">Test Results</a> )
Resolution	12 b

## 2 System Overview

The TIDA-01527 reference design consists of a host MCU and resolver sensor. The host MCU generates a pulse-width modulated (PWM) signal with a variable duty cycle. The duty-cycle modulation matches the desired resolver excitation frequency. The second-order active low-pass filter only preserves the excitation frequency and converts the PWM signal into a harmonic signal. The analog phase-splitter circuit splits the harmonic signal into two complementary harmonic signals. Two power amplifiers boost these harmonic signals to match the resolver excitation voltage levels. A set of difference amplifiers monitor all resolver windings and interface to the analog-to-digital converter (ADC) in the host MCU. The system uses an optional analog crossbar circuit for advanced analog processing techniques, system calibration, and basic diagnostics. For details on the scattered signal processing method, see [3](#).

[図 1](#) shows the reference design from the top and the bottom side.





図 1. TIDA-01527 Board (Top and Bottom)

## 2.1 Block Diagram

図 2 shows a block diagram of the TIDA-01527 reference design, host MCU, and resolver sensor.



Copyright © 2018, Texas Instruments Incorporated

図 2. TIDA-01527 Block Diagram

## 2.2 Highlighted Products

### 2.2.1 TLV4171

The TLVx171 family of devices is a 36-V, single-supply, low-noise operational amplifier (op amp) with the ability to operate on supplies ranging from 2.7 V ( $\pm 1.35$  V) to 36 V ( $\pm 18$  V). This series is available in multiple packages and offers low offset, drift, and low quiescent current. The single, dual, and quad versions all have identical specifications for maximum design flexibility.

Unlike most op amps, which are specified at only one supply voltage, the TLVx171 family of devices is specified from 2.7 V to 36 V. Input signals beyond the supply rails do not cause phase reversal.

The TLVx171 family of devices is stable with capacitive loads up to 200 pF. The input can operate 100 mV below the negative rail and within 2 V of the top rail during normal operation. The device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.

The TLVx171 op amp family is specified from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

## 2.2.2 TLV431x-Q1

The TLV431x-Q1 device is a low-voltage three-terminal adjustable voltage reference with specified thermal stability over applicable industrial, automotive, and commercial temperature ranges. The output voltage can be set to 1.24 V on stand-alone mode or any value between  $V_{REF}$  (1.24 V) and 6 V with two external resistors. These devices operate from a lower voltage (1.24 V) than the widely-used TL431 and TL1431 shunt-regulator references. When used with an optocoupler, the TLV431 device is an ideal voltage reference in isolated feedback circuits for 3-V to 3.3-V switching-mode power supplies. These devices have a typical output impedance of 0.25  $\Omega$ . Active output circuitry provides a very-sharp turn-on characteristic, making them excellent replacements for low-voltage Zener diodes in many applications, including onboard regulation and adjustable power supplies.

## 2.2.3 C2000™ TMS320F28069M MCU

The F2806x Piccolo™ family of microcontrollers (MCUs) provides the power of the C28x core and control law accelerator (CLA) coupled with highly-integrated control peripherals in low pin-count devices. This family is code-compatible with previous C28x-based code, and also provides a high level of analog integration.

An internal voltage regulator allows for single-rail operation. Enhancements have been made to the high-resolution pulse width modulator (HRPWM) module to allow for dual-edge control (frequency modulation). Analog comparators with internal 10-bit references have been added and can be routed directly to control the ePWM outputs. The ADC converts from a 0- to 3.3-V fixed full-scale range and supports ratio-metric  $V_{REFHI}/V_{REFLO}$  references. The ADC interface has been optimized for low overhead and latency.

## 2.3 System Design Theory

The following chapters describe the system design in the order which corresponds to the signal flow.

- *PWM Generation* (C2000, software)
- *Active Low-Pass Second-Order Filter and Phase Splitter* (hardware)
- *Power (Excitation) Amplifiers* (hardware)
- *Resolver Sensor* (hardware)
- *Crossbar—Optional* (hardware)
- *Analog Front-End Difference Amplifiers* (hardware)
- *A/D Conversion and Signal Processing* (C2000, software)

### 2.3.1 PWM Generation

The C2000 MCU generates a PWM signal with a fixed frequency and variable duty cycle. The PWM period is significantly higher than the period of the resolver excitation signal. 図 3 shows the PWM stream (not in scale).




図 3. PWM Generation From MCU

Every new period of the PWM triggers an interrupt service routine where the controller calculates a new duty cycle using the sinus function. The period of the PWM modulator is set as per 式 1.

$$T_{\text{PWM}} = 2^n \times T_{\text{SYSCLK}} \quad (1)$$

This method allows conversion of the excitation signal into a discrete time signal with an n-bit resolution. An internal variable-counter counts every interrupt from 0 to  $2^n - 1$  and automatically resets when it reaches  $2^n$ . The software example uses the IQ math library. After casting the internal variable-counter to IQn number, the result takes the value between 0..1, which corresponds to  $0..2\pi$  angle on the unity circle. For this reason, the internal variable-counter is called the excitation angle, or *ExcAngle*. This variable is very important because all signal processing refers to it.

The designer can also adjust the PWM duty-cycle modulation index (depth). Typically, the modulation index is 1.0, which corresponds to a duty cycle from 0% to 100%. When set to 0.5, the duty cycle varies from 25% to 75%. This variation reduces the output amplitude of the excitation signal. For this reason, the modulation index variable is called *ExcGain* and may be used to fine-tune the output amplitude. Note that lowering the modulation index reduces the effective resolution and increases harmonic distortion of the excitation signal.

Another important aspect to understand is that the required bit-resolution  $n$  and the system clock period  $T_{\text{SYSCLK}}$  define the period  $T_{\text{PWM}}$  of the generated PWM signal, as per 式 2. A lower resolution increases the total harmonic distortion (THD) while a lower operating frequency requires a higher-order low-pass filter.

$$T_{\text{PWM}} = \frac{T_{\text{EXC}}}{2^n} \quad (2)$$

Finally, the MCU sets the duty cycle, as per 式 3:

$$\text{duty} = 0.5 \times [1 + (\sin(\text{ExcAngle}) \times \text{ExcGain})] \quad (3)$$

where,

- duty = 0...1,
- ExcAngle = 0... $2\pi$ ,
- ExcGain = 0...1.

Adding 1 ensures that the duty cycle is always positive with the center at 0.5.

*Example calculation for TIDA-01527:*

Desired excitation frequency  $f_{EXC} = 5 \text{ kHz} \rightarrow T_{EXC} = 200 \mu\text{s}$

System clock  $f_{SYSCLK} = 80 \text{ MHz} \rightarrow T_{SYSCLK} = 12.5 \text{ ns}$

Choosing PWM resolution = 8 b

PWM period as per 式 4:


$$T_{PWM} = 2^8 \times 12.5 \text{ ns} = 3.2 \mu\text{s} \quad (4)$$

The excitation angle variable resolution per 式 1 then turns into 式 5

$$T_{PWM} = \frac{T_{EXC}}{2^n} \rightarrow n = \frac{\log\left(\frac{T_{EXC}}{T_{PWM}}\right)}{\log 2} = \frac{\log\left(\frac{200e - 6}{3.2e - 6}\right)}{\log 2} = 5.96 \Rightarrow 6 \text{ bit} \quad (5)$$

### 2.3.2 Active Low-Pass Second-Order Filter and Phase Splitter


図 4 shows a simplified magnitude spectrum of the generated PWM signal described in 2.3.1.



Note: X-axis is not in scale

**図 4. Magnitude Spectrum of Generated PWM Signal**


A properly-set low-pass filter suppresses the PWM carrier and harmonics to a minimum but passes the resolver excitation signal content, as 図 5 shows. This process converts the modulated PWM stream to a sine wave. Note that increasing the difference between  $f_{EXC}$  and  $f_{PWM}$  lowers the requirement for filter rolloff (filter order). Setting the DC gain and the rolloff point is worth the practical experiment. The DC gain compensates for the excitation frequency attenuation and different combinations provide different results. Matching the  $-3\text{-dB}$  cutoff to the excitation frequency is the starting point when designing the filter.



Note: X-axis is not in scale

**図 5. Suggested Low-Pass Filter Response for PWM Signal Filtering**

The reference design uses a second-order low-pass active filter with a multiple feedback topology, as 図 6 shows.



Copyright © 2018, Texas Instruments Incorporated

図 6. Multiple-Feedback Filter (MFB) in TIDA-01527

During development, this topology was proven to be a better solution rather than the popular Sallen-Key topology. Another benefit is that the resistor divider (R1, R11), which sets the DC offset, connects to the high-impedance non-inverting input of the op amp. The Sallen-Key filter requires buffering for floating ground (DC offset), which adds to the circuit complexity. R5 and R9 set the DC gain of the filter as per 式 6.

$$A_{DC} = -\frac{R5}{R9} = -\frac{3900}{3900} = -1 \quad (6)$$

式 7 calculates the  $-6$ -dB cutoff frequency of the filter.

$$f_{c-6 \text{ dB}} = \frac{1}{2\pi\sqrt{R5 \times R10 \times C4 \times C3}}$$

$$f_{c-6 \text{ dB}} = \frac{1}{2\pi\sqrt{3900 \times 15000 \times 4.7e-9 \times 1e-9}}$$

$$f_{c-6 \text{ dB}} = 9589 \text{ Hz} \quad (7)$$

式 8 calculates the more-common approximation of a  $-3$ -dB cutoff from the  $-6$ -dB point.

$$f_{c-3 \text{ dB}} = f_{c-6 \text{ dB}} \sqrt{2^{\left(\frac{1}{n}\right)} - 1} = 9589 \sqrt{2^{\left(\frac{1}{2}\right)} - 1} = 6171 \text{ Hz} \quad (8)$$

**注:** The cutoff frequency is typically identified as the point where the transfer function of a filter drops by  $-3$  dB. This drop corresponds to approximately half of the power transfer. However, higher-order filters have a steeper rolloff (for example:  $-40$  dB/dek for a second-order filter) and the cutoff frequency is defined as  $n(-3 \text{ dB})$  where  $n$  is the filter order. This definition often causes confusion because some technical articles or online calculators use formulas referring to the  $-3$ -dB point whereas others use  $n(-3 \text{ dB})$ . TI recommends checking the calculation using a simulation tool.

As 2.3.4 describes, a resolver is a transformer. Eliminating any DC current through the primary winding is important to avoid magnetic circuit saturation. For this reason, the system uses differential excitation with two output amplifiers with a phase shift of 180°. The resolver then registers only the differential voltage  $V_R$  as per 式 9:

$$V_R = (V_{EXC+} + V_{DC}) - (V_{EXC-} + V_{DC}) \quad (9)$$

where,

$$V_{EXC+} = -V_{EXC-} \quad (10)$$

and then,

$$V_R = 2 \times V_{EXC} \quad (11)$$

A simple analog phase splitter using the transistor Q3 and resistors (R2, R12) creates well-matched complementary sine waves, as per 式 10. The resistor R8 compensates for the intrinsic emitter resistance of Q3. This compensation helps to roughly match output impedances between the collector and emitter node.

### 2.3.3 Power (Excitation) Amplifiers

A pair of excitation amplifiers directly drive the primary winding of the resolver sensor. Both amplifiers are identical, so this documentation only describes the first one. The amplifier is practically a single-supply audio amplifier with a band-pass filter response. 図 7 shows the circuit diagram.




図 7. TIDA-01527 Excitation Amplifier—Single Channel

Resistors R3 and R13 create a virtual ground and set the DC offset to the middle of the operating voltage range. Resistors R6 and R7 set the pass-band gain as per 式 12 . Note that keeping these resistors reasonably high is important because R6 also defines the input impedance of the power stage.

$$A_{\text{PASS-BAND}} = -\frac{R7}{R6} = -\frac{470\text{e}3}{100\text{e}3} = -4.7 \quad (12)$$

The power stage is AC-coupled because the virtual ground (DC offset) of the power stage does not match the EXC\_P, EXC\_N outputs of the phase splitter. The capacitor C2 and resistor R6 set the lower cutoff frequency as per 式 13. The cutoff frequency is set significantly lower than the excitation frequency to prevent signal of interest attenuation.

$$f_{\text{low-3 dB}} = \frac{1}{2\pi \times R6 \times C2} = \frac{1}{2\pi \times 100e3 \times 10e-9} = 159.2 \text{ Hz} \quad (13)$$

式 14 defines the upper cutoff frequency of the amplifier. Similar to the low-pass filter in 2.3.2, the designer must set the cutoff frequency as low as possible to further reduce the PWM spectral content but high enough to pass the excitation frequency without attenuation.

$$\begin{aligned} f_{\text{high-3dB}} &= \frac{1}{2\pi \times C1 \times R7} \\ f_{\text{high-3dB}} &= \frac{1}{2\pi \times 18e-12 \times 470e3} \\ f_{\text{high-3dB}} &= 18.81 \text{ kHz} \end{aligned} \quad (14)$$

Texas Instruments offers integrated power amplifiers that fit this application. An integrated solution solves many problems, such as:

- Output stage biasing
- Crossover distortion
- Overcurrent protection
- Temperature protection
- Temperature (runaway) stability

Adding these features by using discrete components usually results in very complex circuits which are typically known for their use in high-end audio amplifiers.

Recommended parts: ALM2402, OPA564-Q1

Verifying the minimal slew rate for the excitation amplifier is also very important. 式 15 defines the minimal slew-rate SR.

$$SR_{\min} \geq f_{\text{EXC}} \times 2\pi \times V_{\text{amp}} \quad (15)$$

where,

- $V_{\text{amp}}$  is the amplitude (single-ended) of the generated sine wave.

図 8 shows the relationship between excitation frequency, resolver excitation voltage, and the amplifier slew rate for applications using the differential type of an excitation amplifier.





図 8. Minimum Required Slew Rate per Amplifier (Single-Ended) for 4-V<sub>RMS</sub> and 7-V<sub>RMS</sub> Resolvers

### 2.3.4 Resolver Sensor

A resolver uses the principle of a rotating transformer with a single primary winding and two secondary windings positioned in a right angle from each other (see 図 9). The generated sine wave  $V_R$  excites the primary winding and creates the magnetic flux  $\Phi$ , which is distributed through secondary windings with respect to the rotor angle  $\Theta$ . 式 16 then calculates the rotor angle  $\Theta$  from the ratio of voltages  $V_S$ ,  $V_C$  on the secondary windings.



Copyright © 2017, Texas Instruments Incorporated

図 9. Resolver as Rotating Transformer


$$V_S = \sin \Theta \times V_R \times TS$$

$$V_C = \cos \Theta \times V_R \times TS$$

$$\frac{\sin \Theta \times V_R \times TS}{\cos \Theta \times V_R \times TS} = \frac{\sin \Theta}{\cos \Theta} = \frac{V_S}{V_C}$$

$$\tan \Theta = \frac{V_S}{V_C} \rightarrow \Theta = \arctan \frac{V_S}{V_C} \quad (16)$$

Understanding the spectral content of a resolver sensor is important. The signal that each resolver winding produces is amplitude modulated with a modulation index of  $m = 2$  (overmodulation). When a resolver is steady and at a fixed angle (highlighted by the green color in [図 10](#)), then the output spectrum only has a single spectral line at the excitation frequency  $f_{EXC}$ , unless the output signal has zero amplitude (every 180°). When a resolver spins with angular frequency  $f_{VELOCITY}$  (highlighted by red color in [図 10](#)), then the effect of overmodulation ( $m = 2$ ) completely suppresses the carrier (excitation) frequency  $f_{EXC}$ . This effect is important to consider when designing a signal processing algorithm.




**図 10. Magnitude Spectrum of Resolver Sensor Output Signal**

For further details on resolvers, see [EMC Compliant Single-Chip Resolver-to-Digital Converter \(RDC\) Reference Design](#) or [Synchro and Resolver Engineering Handbook](#).

### 2.3.5 Crossbar—Optional

A pair of CMOS multiplexers (U5, U6) form an analog crossbar, as [図 11](#) shows. This crossbar is an experimental circuitry further used in the signal processing algorithm. This circuit also allows for swapping input signals between each difference amplifier or the complete disconnection of resolver windings. This circuitry, together with an advanced algorithm in the MCU, reduces system error and enables basic diagnostics features. Transistors Q10A, Q10B and resistors R48, R48 convert logic levels from the MCU.


Copyright © 2018, Texas Instruments Incorporated

**図 11. Analog Crossbar (Experimental)**


### 2.3.6 Analog Front-End Difference Amplifiers

The system uses three difference amplifiers for the feedback.

図 12 shows the first amplifier, which monitors the excitation outputs. Monitoring the excitation amplifier is extremely useful because a diagnostic routine in the MCU can compensate the tolerances of parts and precisely adjust the output voltage using the *ExcGain* variable. Additionally, this monitoring enables the system to measure the phase lag of the active filter and excitation amplifier or detect a faulty excitation amplifier. Set the DC gain of the difference amplifier per 式 17.

$$A = \frac{R19}{R20} = \frac{10k}{100k} = 0.1 \text{ when } R19 = R23 \text{ and } R20 = R22 \quad (17)$$


The resistor R21 and capacitor C7 form a charge bucket filter for the ADC. The difference amplifier uses the DC offset (VREF1/2) to match the bidirectional signal from the resolver with the single-ended ADC input.



Copyright © 2018, Texas Instruments Incorporated

**図 12. Excitation Amplifier Output Monitoring**

The other two difference amplifiers monitor the sinus and cosinus windings from the resolver sensor. Because both amplifiers are identical, this documentation only describes the first one (see 図 13).



Copyright © 2018, Texas Instruments Incorporated

**図 13. Resolver Feedback Winding Monitoring**

Set the DC gain of the difference amplifier per 式 18. The resistor R32 and capacitor C15 form a charge bucket filter for the ADC. The difference amplifier uses the DC offset (VREF1/2) to match the bidirectional signal from the resolver with the single-ended ADC input.

$$A = \frac{R_{28}}{R_{29}} = \frac{10k}{51k} = 0.196 \text{ when } R_{28} = R_{35} \text{ and } R_{29} = R_{33} \quad (18)$$

The signal from the resolver secondary winding is floating. Resistors R26, R31, and R36 provide the appropriate DC biasing. Keeping the inputs of the op amps within the specified common mode range is important. C12 is an optional filtering capacitor (do not assemble). The 0-Ω resistors R30, R34 must be populated when the analog crossbar circuitry is not in use.

Two inexpensive voltage references U2, U4 create a 1.24 V and 2.48 V for the ADC. Resistor R27 provides biasing and capacitors C13, C14 provide basic filtering.

---

**注:** Always check the stability boundary conditions and minimal bias current for the x431 series of shunt references. The criteria is subject to change between manufacturers.

---

Texas Instruments recommends the use of integrated difference amplifiers such as the INA1650-Q1 as a potential performance upgrade. An integrated multichannel solution provides better channel matching and precise gain setting without the requirement of expensive precision resistors.

### 2.3.7 A/D Conversion and Signal Processing

The system uses the undersampling method for demodulating the signals from the resolver sensor. This technique is one of the simplest, yet very effective. An example of another method is to use a digital envelope detector and various digital filters. Such a solution is also effective, especially in a noisy environment; however, every filter causes phase lag and a delay in the system, which is often undesirable in high-performance feedback control loops.

図 14 shows the typical waveforms of a resolver spinning at angular speed as per 式 19.

$$\omega = \frac{2 \times \pi}{T_{VELOCITY}} \quad (19)$$




図 14. Typical Resolver Waveforms

The physical placement of the secondary windings defines the phase shift between the sine and cosine signal, which is ideally  $90^\circ$ .

Sampling  $V_s$  and  $V_c$  with period  $T_{SAMPLE} = T_{EXC}$  demodulates the signal and preserves only the signal envelope that is required for angle calculation, as per the previous 式 16. The ADC converter is set in such a way that it always samples the signal when the amplitude reaches the maximum. This setting increases the signal-to-noise ratio and delivers the best results. The ADC sampling time derives from the *ExcAngle* parameter described in 2.3.1. For this reason, the code uses the name *SampAngle*. Ideally, the sampling time *SampAngle* occurs when *ExcAngle* is 0.25, 0.75, or both. However, two sources of phase lag exist for which the system must compensate. The first source of phase lag is on the active low-pass filter and the excitation amplifier. Resolver impedance, which varies with every model, defines the second

source of phase lag. A diagnostic routine, which sweeps the `SampAngle` variable during the start-up and picks the time point when either  $V_C$  or  $V_S$  is highest, makes the system compatible with various resolvers with different impedance. The ADC samples both resolver signals ideally at the same time. The MCU offers two independent sample-and-hold circuits which enable this simultaneous sampling. For this reason,  $V_C$  and  $V_S$  connect to ADCINA0 and ADCINB0, respectively.

### 3 Scattered Signal Processing Method

A typical resolver system uses a difference amplifier, which interfaces with the ADC for each output ( $V_S$ ,  $V_C$ ), as [図 15](#) shows.




図 15. Typical Resolver-to-Digital Signal Chain

Matching the transfer function of the difference amplifiers is critical for system accuracy. Any difference between the gain or DC offset creates a non-linear error in angle measurement, as per [式 20](#).

$$\Theta = \arctg\left(\frac{V_S}{V_C}\right) = \arctg\left(\frac{G_{(B)} \times V_S + V_{OFFSET(B)}}{G_{(A)} \times V_C + V_{OFFSET(A)}}\right) \quad (20)$$

The blue trace in [図 16](#) shows how a 1% gain imbalance between the amplifiers contributes to the angle error. The red trace shows the effect of the DC offset on the angle error when  $V_{OFFSET(A)} = 0.05 \times V_{S(MAX)}$ .




図 16. Effect of DC Offset and Gain Imbalance on Angle Error

Higher accuracy systems require precision components for the difference amplifiers and system calibration, which increases system and manufacturing costs. This consideration is valid for discrete as well as integrated circuits.


The reference design implements a novel method called *scattered signal processing*. The method uses the analog crossbar described in [2.3.5](#) and a modified algorithm in the firmware.

The scattered signal processing method adds an inexpensive analog multiplexer with an inhibit function (for example, the CD4053) between each resolver output and difference amplifier. This analog multiplexer allows disconnecting the resolver outputs or swapping them between the difference amplifiers on-the-fly when the system is running. Swapping resolver outputs *scatters* the signal between two signal paths, which is the key action of this concept.

The system operates in the following three steps, which repeat periodically:

1. DC offset calibration with disconnected resolver sensor
2. Sampling the output of both differential amplifiers with the normally-connected resolver outputs  $V_s$ ,  $V_c$  (direct mode)
3. Sampling the output of both differential amplifiers with swapped resolver outputs  $V_s$ ,  $V_c$  (inversed mode)

[図 17](#) shows the first step, which is DC offset calibration. The resolver sensor is completely disconnected and the output of each difference amplifier corresponds to the DC offset  $V_{OFFSET(A,B)}$ .



**図 17. Scattered Signal Processing Method—Step 1:DC Offset Calibration**

In the next step, the ADC samples the output of both differential amplifiers in direct mode (see [図 18](#)).




図 18. Scattered Signal Processing Method—Step 2: Direct Mode

In the last step, the ADC samples the output of both differential amplifiers in inversed mode (see 図 19).




図 19. Scattered Signal Processing Method—Step 3: Inversed Mode

表 2 lists the values that the ADC reads during all three steps.

表 2. ADC Samples Taken During Steps 1 Through 3

ADC INPUT	STEP 1	STEP 2	STEP 3
ADC1	$V_{\text{OFFSET}(A)}$	$G_{(A)} \times V_C + V_{\text{OFFSET}(A)}$	$G_{(A)} \times V_S + V_{\text{OFFSET}(A)}$
ADC2	$V_{\text{OFFSET}(B)}$	$G_{(B)} \times V_S + V_{\text{OFFSET}(B)}$	$G_{(B)} \times V_C + V_{\text{OFFSET}(B)}$

The angle calculation algorithm uses all three results for gain imbalance and DC offset elimination. First, the algorithm adds the results from step 2 and step 3, as per 式 21.

$$\Theta = \arctg\left(\frac{V_S}{V_C}\right) = \arctg\left(\frac{G_{(B)} \times V_S + V_{\text{OFFSET}(B)} + G_{(A)} \times V_S + V_{\text{OFFSET}(A)}}{G_{(A)} \times V_C + V_{\text{OFFSET}(A)} + G_{(B)} \times V_C + V_{\text{OFFSET}(B)}}\right) \quad (21)$$

The system obtains the DC offset information for both channels from step 1 and compensates it. This compensation results in the simplified formula as per 式 22.

$$\Theta = \arctg\left(\frac{V_S}{V_C}\right) = \arctg\left(\frac{G_{(B)} \times V_S + G_{(A)} \times V_S}{G_{(A)} \times V_C + G_{(B)} \times V_C}\right) \quad (22)$$

Mathematical manipulation eliminates the gain variables from the formula as per 式 23.

$$\Theta = \arctg\left(\frac{V_S}{V_C}\right) = \arctg\left(\frac{V_S \times (G_{(B)} + G_{(A)})}{V_C \times (G_{(A)} + G_{(B)})}\right) \rightarrow \Theta = \arctg\left(\frac{V_S}{V_C}\right) \quad (23)$$

At this point note that the gain imbalance and DC offset no longer contribute to the error calculation. Also note that the method compensates for any imperfections in the ADC transfer function (gain or offset).

注:

- Embedded algorithms typically use Atan2 function which is defined at  $\pm\pi$  radians.
- The scattered-signal processing method is effective for signals with a significantly lower bandwidth than the ADC sampling and algorithm execution frequency.
- The current firmware implementation only performs step 1 during the system start-up.

The scattered-signal processing technique has additional positive side effects. The system allows for "limp mode" operation due to the redundant signal path and allows for additional diagnostics, the process for which is as follows:

1. The hardware engineer calculates the worst-case tolerances for the DC offset and gain imbalance and parametrizes the system (for example, a 1.5% tolerance span).
2. The algorithm then periodically checks if readout data are within the given tolerance boundaries, typically for:
  - DC offset for both channels
  - Maximum acceptable difference between ADC samples taken in step 2 and step 3
  - $V_s$  and  $V_c$  amplitude
3. If one of the diagnostic results fails, the system is able to detect the defective channel and eventually work in the "limp mode" with reduced performance, using only one analog front-end channel. This measure is important and beneficial in robust systems and in safety-critical applications (SIL/ASIL).

## 4 Hardware, Software, Testing Requirements, and Test Results

### 4.1 Required Hardware and Software

#### 4.1.1 Hardware

The following hardware is necessary for exploring the TIDA-01507 reference design:

- The TIDA-01527 discrete resolver front-end board
- The [LAUNCHXL-F28069M](#) LaunchPad development board (or similar)
- The adapter board or a custom ribbon cable for interfacing the TIDA-01527 with the LaunchPad
- A resolver sensor matching the system specification
- Laboratory power supply specified at 0 V to 15 V, 0 mA to 200 mA, preferably with current limitation or overcurrent protection
- A computer capable of running Code Composer Studio™ (CCS) software

[図 20](#) shows the reference design pinout and [表 3](#) lists the connections to the LaunchPad and the pin mapping. To access the quick start guide for the LAUNCHXL-F28069M including a pins overview, see [TMS320F28069M LaunchPad Development Kit Quick Start Guide](#).




図 20. TIDA-01527 Pinout

[図 21](#) shows a properly-assembled TIDA-01527 reference design with the LaunchPad adapter and [LAUNCHXL-F28069M](#) development board.




図 21. LAUNCHXL-F28069M Development Board With TIDA-01527 and LaunchPad™ Adapter

表 3. TMS320F28069M Pin Mapping for TIDA-15027 Reference Design

SIGNAL	DESCRIPTION	TMS320F28069M (LAUNCHXL PIN)
PWM	Sine-modulated PWM	EPWM1A (J4 pin 40)
GND	Common ground	GND (J2 pin 20, J3 pin 22)
VCC	Power supply 12 V to 15 V	Provided externally
OSIN	Sinus difference amplifier output	ADCINA0 (J3 pin 27)
INH	Analog crossbar inhibit	GPIO02 (J4 pin 38)
OCOS	Cosinus difference amplifier output	ADCINB0 (J3 pin 28)
OEXC	Excitation amplifier monitoring output	ADCINA1 (J3 pin 29)
CTRL	Analog crossbar control	GPIO01 (J4 pin 39)
VREF1/2	Voltage reference 1.24 V	(Optional) ADCINB2 (J3 pin 26)
VREF	Voltage reference 2.48 V	(Optional) ADCINA2 (J3 pin 25)

#### 4.1.2 Software

This reference design comes with a complete example software package with a precompiled binary file and source codes. The following software tools were used during development with the LAUNCHXL-F28069M development board.

1. [Code Composer Studio v7](#) with C2000 compiler TI v16.9.1 LTS
2. [controlSUITE™](#) software (optional) – Provides extensive database of schematics, libraries, code examples, and manuals for C2000-based solutions
3. [C2000Ware](#) (optional) – A lightweight version of the controlSUITE package

Texas Instruments also offers a set of free-of-charge online development tools at [dev.ti.com](#) that can be used for programming the MCU or code modifications.

---

注: For detailed tutorials on how to program, compile, and debug using TI's MCUS, see [processors.wiki.ti.com](#). Alternatively, TI also offers live support within the [E2ETM](#) online community.

---

#### 4.1.3 Quick-Start With TIDA-01527

Software:

1. Install the CCS software and import the TIDA-01527 project files using the *File*→*Import* menu and then select the *CCS Project*.

2. Connect the C2000 LaunchPad to the PC and make sure that the device drivers have been properly installed.
3. Compile the TIDA-01527 code. The compilation process proceeds with no errors or warnings.
4. Run the code using the *Run→Debug* menu, then click the *Resume* button. The binary code loads to the MCU. The code then executes, even without the TIDA-01527 connected.
5. Add system variables to the *Expressions* window and activate an automatic refresh. This action enables real-time monitoring and allows for modifications to system variables.

#### Hardware:

1. Connect the TIDA-01527 board to the LaunchPad using either a flat ribbon cable or the provided adapter board.
2. Connect a resolver to the TIDA-01527 board.
3. Set the laboratory power supply to 14 V with the current limitation set to 100 mA and power the TIDA-01527 board.
4. The light-emitting diode (LED) on the TIDA-01527 board illuminates.
5. Run the software from CCS. Check the resolver waveforms and compare them with the results from *Test Results*.

## 4.2 Testing and Results

### 4.2.1 Test Setup

図 22 shows the test setup used during the TIDA-01527 reference design development. The test bench uses the following:

- Keithley 2230-30-1 multiple-output laboratory power supply
- R&S®RTB2004 (Rohde & Schwarz) or Tektronix TDS5054B oscilloscope
- TIDA-00176 reference design with ROD480-1024 Sin/Cos encoder as the reference encoder
- TIDA-01527 reference design (test subject) with LTN58 (R58CURE151B04-021-07AX) resolver






図 22. TIDA-01527 Test Setup Used for Development and Measurements

#### 4.2.2 Test Results




D0 – Input PWM from the C2000 MCU; D1, D2 – Control (CTRL) and Inhibit (INH) signals for the analog crossbar;  
 CH1, CH2 – Generated sine wave after the analog phase-splitter (EXC\_N, EXC\_P); CH3, Ch4 – Excitation amplifier outputs (EXC+, EXC-)

**図 23. Active Low-Pass Filter and Excitation Amplifier Waveforms**




D0 – Input PWM from the C2000 MCU; D1, D2 – Control (CTRL) and Inhibit (INH) signals for the analog crossbar;  
 CH1 – Exciter voltage monitoring (OEXC), CH2 – Sine-winding voltage monitoring (OSIN), CH3 – Cosine winding voltage monitoring (OCOS)

図 24. Analog Front-End Waveforms (Steady Operation)




**図 25. Analog Front-End Waveforms (Resolver Spins at  $\approx$  2625 RPM)**



CH1 – Exciter voltage monitoring (OEXC); CH2 – Sine-winding voltage monitoring (OSIN); CH3 – Cosine-winding voltage monitoring (OCOS)

図 26. Analog Front-End Waveforms (Resolver Spins at  $\approx$  2625 RPM With Detail)



D0 – Input PWM from the C2000 MCU; D1, D2 - Control (CTRL) and Inhibit (INH) signals for the analog crossbar;  
 CH1 – Exciter voltage monitoring (OEXC), CH2 – Sine-winding voltage monitoring (OSIN); CH3 – Cosine-winding voltage monitoring (OCOS).

Note that the provided example performs offset calibration (step 1) during the start-up and then alternates only to step 2 and step 3.

**図 27. Analog Front-End Waveforms With Scattered Signal Processing Enabled**

図 28 shows the result of the diagnostic routine described in 2.3.7, which finds the right sampling time for the envelope detector. The rising edge on the debug pin GPIO3 represents the OSIN and OCOS sampling, and the falling edge represents the sampling of the OEXC signal.




図 28. Sampling Times for OSIN, OCOS, and OEXC Signals

図 29 shows the accuracy plot. 図 30 and 図 31 show the same data in a different format.





図 29. TIDA-01527 Accuracy Plot



As mentioned in 2.3.1, the system uses the IQ math library in the angle calculation routine. The plot in 図 32 shows the calculation error due to the finite Q-number resolution. The reference data use RAW results from the ADC with post processing (calculation) in the PC using Microsoft® Excel. The error is negligible and significantly below the system resolution.




図 32. Effect of Fixed Point IQ-Math Library on Error

図 33 shows a photo from the thermal imaging camera when the TIDA-01527 reference design drives the LTN58 resolver at 5 kHz with a 7-V<sub>RMS</sub> excitation at a 22°C ambient temperature. Not many options are available for reducing the dissipation of an AB-class amplifier other than lowering voltage drop across and current through the power stage.




図 33. TIDA-01527 Thermal Imaging Camera Picture

## 5 Design Files

### 5.1 Schematics

To download the schematics, see the design files at [TIDA-01527](#).

### 5.2 Bill of Materials

To download the bill of materials (BOM), see the design files at [TIDA-01527](#).

### 5.3 PCB Layout Recommendations

The design does not require any special PCB layout considerations. The TIDA-01527 uses a four-layer PCB with double-side component placement. The top side (図 34) primarily carries circuitry for the excitation amplifier and voltage references. Signal conditioning amplifiers for the resolver secondary windings and the system connector are located on the bottom side (図 35). The other two internal layers (図 36 and 図 37) carry the power, ground, and signals, too.




図 34. Top PCB Side and Components Placement




図 35. Bottom PCB Side and Components Placement




図 36. Internal Layer 1 With Common Ground GND and Signals




図 37. Internal Layer 2 With Power Rail VCC and Signals

### 5.3.1 Layout Prints

To download the layer plots, see the design files at [TIDA-01527](#).

### 5.4 Altium Project

To download the Altium project files, see the design files at [TIDA-01527](#).

### 5.5 Gerber Files

To download the Gerber files, see the design files at [TIDA-01527](#).

### 5.6 Assembly Drawings

To download the assembly drawings, see the design files at [TIDA-01527](#).

## 6 Software Files

To download the software files, see the design files at [TIDA-01527](#).

## 7 Related Documentation

1. Texas Instruments, [TLVx171-Q1 36-V, Single-Supply, General-Purpose Operational Amplifier for Cost-Sensitive Automotive Systems Data Sheet](#)
2. Texas Instruments, [TLV431x-Q1 Low-Voltage Adjustable Precision Shunt Regulator Data Sheet](#)
3. Texas Instruments, [TMS320F2806x Piccolo™ Microcontrollers Data Manual](#)
4. Texas Instruments, [Automotive Resolver-to-Digital Converter for Safety Applications Design Guide](#)
5. Texas Instruments, [EMC Compliant Single-Chip Resolver-to-Digital Converter \(RDC\) Reference Design](#)
6. Texas Instruments, [Reduce system costs with resolver-to-digital conversion implementation on C2000™ microcontrollers \(white paper\)](#)
7. Texas Instruments, [TMS320F240 DSP Solution for Obtaining Resolver Angular Position and Speed Application Note](#)
8. Texas Instruments, [C28x IQmath Library Module User's Guide](#)
9. (2004) [Synchro and Resolver Engineering Handbook](#). Moog Components Group. Retrieved from <http://www.moog.com/literature/MCG/synchrohbook.pdf>

### 7.1 商標

C2000, LaunchPad, Piccolo, Code Composer Studio, controlSUITE, E2E are trademarks of Texas Instruments.

Microsoft is a registered trademark of Microsoft Corporation.

R&S is a registered trademark of Rohde & Schwarz USA, Inc..

すべての商標および登録商標はそれぞれの所有者に帰属します。

## 8 Glossary

**ADC**— Analog-to-digital converter

**CCS**— Code Composer Studio™

**CLA**— Control law accelerator

**ESD**— Electrostatic discharge

**EV**— Electric vehicle

**HEV**— Hybrid-electric vehicle

**HRPWM**— High-resolution pulse width modulator

**LED**— Light-emitting diode

**MCU**— Microcontroller

**Op Amp**— Operational amplifier

**PCB**— Printed-circuit board

**PWM**— Pulse-width modulation

**RMS**— Root mean square

## 9 About the Author

**JIRI PANACEK** is a systems engineer in the Powertrain Automotive Systems team at Texas Instruments where he develops reference designs. Jiri has five years of field experience in the industrial automation and most recently the EV/HEV automotive segment. Jiri earned his master's degree in microelectronics from the Brno University of Technology in the Czech Republic.

## TIの設計情報およびリソースに関する重要な注意事項

Texas Instruments Incorporated ("TI")の技術、アプリケーションその他設計に関する助言、サービスまたは情報は、TI製品を組み込んだアプリケーションを開発する設計者に役立つことを目的として提供するものです。これにはリファレンス設計や、評価モジュールに関する資料が含まれますが、これらに限られません。以下、これらを総称して「TIリソース」と呼びます。いかなる方法であっても、TIリソースのいずれかをダウンロード、アクセス、または使用した場合、お客様(個人、または会社を代表している場合にはお客様の会社)は、これらのリソースをここに記載された目的にのみ使用し、この注意事項の条項に従うことに合意したものとします。

TIによるTIリソースの提供は、TI製品に対する該当の発行済み保証事項または免責事項を拡張またはいかなる形でも変更するものではなく、これらのTIリソースを提供することによって、TIにはいかなる追加義務も責任も発生しないものとします。TIは、自社のTIリソースに訂正、拡張、改良、およびその他の変更を加える権利を留保します。

お客様は、自らのアプリケーションの設計において、ご自身が独自に分析、評価、判断を行う責任をお客様にあり、お客様のアプリケーション(および、お客様のアプリケーションに使用されるすべてのTI製品)の安全性、および該当するすべての規制、法、その他適用される要件への遵守を保証するすべての責任をお客様のみが負うことを理解し、合意するものとします。お客様は、自身のアプリケーションに関して、(1) 故障による危険な結果を予測し、(2) 障害とその結果を監視し、および、(3) 損害を引き起こす障害の可能性を減らし、適切な対策を行う目的での、安全策を開発し実装するために必要な、すべての技術を保持していることを表明するものとします。お客様は、TI製品を含むアプリケーションを使用または配布する前に、それらのアプリケーション、およびアプリケーションに使用されているTI製品の機能性を完全にテストすることに合意するものとします。TIは、特定のTIリソース用に発行されたドキュメントで明示的に記載されているもの以外のテストを実行していません。

お客様は、個別のTIリソースにつき、当該TIリソースに記載されているTI製品を含むアプリケーションの開発に関連する目的でのみ、使用、コピー、変更することが許可されています。明示的または默示的を問わず、禁反言の法理その他どのような理由でも、他のTIの知的所有権に対するその他のライセンスは付与されません。また、TIまたは他のいかなる第三者のテクノロジまたは知的所有権についても、いかなるライセンスも付与されるものではありません。付与されないものには、TI製品またはサービスが使用される組み合わせ、機械、プロセスに関連する特許権、著作権、回路配置利用権、その他の知的所有権が含まれますが、これらに限られません。第三者の製品やサービスに関する、またはそれらを参照する情報は、そのような製品またはサービスを利用するライセンスを構成するものではなく、それらに対する保証または推奨を意味するものではありません。TIリソースを使用するため、第三者の特許または他の知的所有権に基づく第三者からのライセンス、もしくは、TIの特許または他の知的所有権に基づくTIからのライセンスが必要な場合があります。

TIのリソースは、それに含まれるあらゆる欠陥も含めて、「現状のまま」提供されます。TIは、TIリソースまたはその仕様に関して、明示的か暗黙的かにかかわらず、他のいかなる保証または表明も行いません。これには、正確性または完全性、権原、続発性の障害に関する保証、および商品性、特定目的への適合性、第三者の知的所有権の非侵害に対する默示の保証が含まれますが、これらに限られません。

TIは、いかなる苦情に対しても、お客様への弁護または補償を行う義務はなく、行わないものとします。これには、任意の製品の組み合わせに関連する、またはそれらに基づく侵害の請求も含まれますが、これらに限られず、またその事実についてTIリソースまたは他の場所に記載されているか否かを問わないものとします。いかなる場合も、TIリソースまたはその使用に関連して、またはそれらにより発生した、実際的、直接的、特別、付隨的、間接的、懲罰的、偶発的、または、結果的な損害について、そのような損害の可能性についてTIが知らされていたかどうかにかかわらず、TIは責任を負わないものとします。

お客様は、この注意事項の条件および条項に従わなかったために発生した、いかなる損害、コスト、損失、責任からも、TIおよびその代表者を完全に免責するものとします。

この注意事項はTIリソースに適用されます。特定の種類の資料、TI製品、およびサービスの使用および購入については、追加条項が適用されます。これには、半導体製品(<http://www.ti.com/sc/docs/stdterms.htm>)、評価モジュール、およびサンプル(<http://www.ti.com/sc/docs/samptersms.htm>)についてのTIの標準条項が含まれますが、これらに限られません。