

# UCC5710x-Q1 高速ローサイドゲートドライバ、DESAT 保護付き、車載用アプリケーション向け

## 1 特長

- 車載アプリケーション認定済み
- AEC-Q100 認定済み
  - デバイス温度グレード 1
  - デバイス HBM ESD 分類レベル H1C
  - デバイス CDM ESD 分類レベル C6
- 3A シンク、3A ソース出力電流 (標準値)
- プログラマブル遅延による DESAT 保護
- フォルト発生時のソフト ターンオフ
- VDD 電圧の絶対最大値: 30V
- 5V まで耐える入力およびイネーブルピン
- 厳格な UVLO スレッショルドによりバイアスの柔軟性を確保
- 伝搬遅延時間: 25ns (標準値)
- サーマル シャットダウン機能を搭載した自己保護ドライバ
- 広いバイアス電圧範囲
- 5mm × 4mm の SOIC8 パッケージで供給されます
- 動作時の接合部温度範囲: -40°C ~ 150°C

## 2 アプリケーション

- HEV/EV PTC ヒーター
- トラクション インバータ
- 住宅用 EV チャージャ
- モーター ドライブ
- HVAC 用コンプレッサ


## 3 概要

UCC5710x-Q1 は、PTC ヒーター、トラクション インバータのアクティブ放電回路、その他の補助サブシステムなどの大電力車載アプリケーション向けのシングル チャネル高性能ローサイド IGBT/SiC ゲートドライバです。低電圧誤動作防止 (UVLO)、脱飽和保護 (DESAT)、フォルト報告、サーマル シャットダウン保護などの保護機能を備えています。UCC5710x-Q1 の代表的なピークドライブ能力は 3A です。また、入力で -5V を扱えるため、中程度のグラウンド バウンスが発生するシステムの堅牢性を向上させることができます。これらの入力は電源電圧の影響を受けず、ほとんどのコントローラ出力に接続できるため、制御の柔軟性を最大限に高めることができます。異なるピン構成に応じて、UCC5710xB-Q1 で供給される広い電圧範囲のバイアス電源はバイポーラ電圧に対応します。また、ハイ/ロー ドライバ出力 (UCC5710xC-Q1) とイネーブル機能 (UCC5710xW-Q1) が提供されています。UCC5710xB-Q1 および UCC5710xC-Q1 を使用すると、正確な 5V 出力が得られます。

### パッケージ情報

| 部品番号                        | パッケージ (1)  | パッケージ サイズ (2) | 本体サイズ (公称)      |
|-----------------------------|------------|---------------|-----------------|
| UCC57108B-Q1                | D (SOIC 8) | 4.9mm × 6.0mm | 4.90mm × 3.91mm |
| UCC5710xC-Q1 <sup>(3)</sup> | D (SOIC 8) | 4.9mm × 6.0mm | 4.90mm × 3.91mm |
| UCC5710xW-Q1 <sup>(3)</sup> | D (SOIC 8) | 4.9mm × 6.0mm | 4.90mm × 3.91mm |

- 供給されているすべてのパッケージについては、[セクション 12](#) を参照してください。
- パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。
- 製品プレビュー



アプリケーション概略図



## Table of Contents

|  |          |  |           |
|--|----------|--|-----------|
| <b>1 特長</b> .....                              | <b>1</b> | <b>7 Applications and Implementation</b> .....                   | <b>12</b> |
| <b>2 アプリケーション</b> .....                        | <b>1</b> | 7.1 Application Information.....                                 | 12        |
| <b>3 概要</b> .....                              | <b>1</b> | 7.2 Typical Application.....                                     | 13        |
| <b>4 Pin Configuration and Functions</b> ..... | <b>3</b> | <b>8 Power Supply Recommendations</b> .....                      | <b>16</b> |
| <b>5 Specifications</b> .....                  | <b>4</b> | <b>9 Layout</b> .....  | <b>17</b> |
| 5.1 Absolute Maximum Ratings.....              | 4        | 9.1 Layout Guidelines.....                                       | 17        |
| 5.2 ESD Ratings.....                           | 4        | 9.2 Layout Example.....  | 18        |
| 5.3 Thermal Information.....                   | 4        | <b>10 Device and Documentation Support</b> .....                 | <b>19</b> |
| 5.4 Recommended Operating Conditions.....      | 5        | 10.1 サード・パーティ製品に関する免責事項.....                                     | 19        |
| 5.5 Electrical Characteristics.....            | 5        | 10.2 サポート・リソース.....  | 19        |
| 5.6 Switching Characteristics.....             | 6        | 10.3 Trademarks.....   | 19        |
| <b>6 Detailed Description</b> .....            | <b>7</b> | 10.4 静電気放電に関する注意事項.....  | 19        |
| 6.1 Overview.....                              | 7        | 10.5 用語集.....  | 19        |
| 6.2 Functional Block Diagram.....              | 7        | <b>11 Revision History</b> .....                                 | <b>19</b> |
| 6.3 Feature Description.....                   | 9        | <b>12 Mechanical, Packaging, and Orderable Information</b> ..... | <b>19</b> |
| 6.4 Device Functional Modes.....               | 11       |  |           |

## 4 Pin Configuration and Functions




図 4-1. UCC5710xB-Q1 D Package SOIC-8 Top View




図 4-2. UCC5710xC-Q1 D Package SOIC-8 Top View




図 4-3. UCC5710xW-Q1 D Package SOIC-8 Top View

表 4-1. Pin Functions

| NAME  | PIN          |              |              | TYPE <sup>(1)</sup> | DESCRIPTION                                     |
|-------|--------------|--------------|--------------|---------------------|---|
|       | UCC5710xB-Q1 | UCC5710xC-Q1 | UCC5710xW-Q1 |                     |   |
| IN    | 1            | 1            | 1            | I                   | Non-inverting PWM input                         |
| VREF  | 2            | 2            | NA           | O                   | 5V Reference generated within the driver        |
| NC    | NA           | NA           | 2            |                     | Not Connected                                   |
| FLTb  | 3            | 3            | 3            | O                   | Active low fault reporting                      |
| DEAST | 4            | 4            | 4            | I                   | Input for detecting the desaturation fault      |
| VDD   | 5            | 5            | 5            | P                   | Driver bias supply                              |
| OUT   | 6            | NA           | 6            | O                   | Output of the driver                            |
| OUTH  | NA           | 6            | NA           | O                   | Driver high output                              |
| EN    | NA           | NA           | 6            | I                   | Enable or disable control pin.                  |
| OUTL  | NA           | 7            | NA           | O                   | Driver low output                               |
| GND   | 7            | 8            | 8            | G                   | Driver ground                                   |
| VEE   | 8            | NA           | NA           | P                   | Driver negative bias supply with respect to GND |

(1) I/O = Digital input/output, IA = Analog input, AO= Analog output, P = Power connection

## 5 Specifications

### 5.1 Absolute Maximum Ratings

All the voltages are with respect to GND. Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |  | MIN         | MAX     | UNIT |
|------------------|--|-------------|---------|------|
| VDD-GND          | Positive power supply                      | -0.3        | 30      | V    |
| VDD-VEE          | Differential Power Supply                  | -0.3        | 30      | V    |
| VEE-GND          | Negative Power Supply                      | -18         | 0.3     | V    |
| OUT              | Output signal DC voltage                   | GND/VEE-0.3 | VDD+0.3 | V    |
|                  | Output signal transient voltage for 200-ns | GND/VEE-2   | VDD+3   | V    |
| VDESAT           | Desat voltage                              | -0.3        | VDD+0.3 | V    |
| V <sub>IN</sub>  | IN signal DC voltage                       | -5          | 30      | V    |
| V <sub>EN</sub>  | EN signal DC voltage (W Version)           | -5          | 30      | V    |
| I <sub>FLT</sub> | FLT current sink                           |             | 20      | mA   |
| V <sub>FLT</sub> | External pull-up                           | -0.3        | VDD+0.3 | V    |
| T <sub>J</sub>   | Junction temperature                       | -40         | 150     | °C   |
| T <sub>stg</sub> | Storage temperature                        | -65         | 150     | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

|                    |                         |  | VALUE                                      | UNIT |
|--------------------|-------------------------|--|--|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | All pins except VREF<br>±2000              | V    |
|                    |                         |  | VREF (UCC5710xB-Q1, UCC5710xC-Q1)<br>±1500 |      |
|                    |                         | Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | All pins<br>±1000                          |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 5.3 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | UCC5710x-Q1 | UNIT |
|-------------------------------|--|-------------|------|
|                               |  | D (SOIC)    |      |
|                               |  | 8 PINS      |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 126.4       | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 67.0        | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 69.9        | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 19.2        | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 69.1        | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | n/a         | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.4 Recommended Operating Conditions

All voltages are with reference to GND. Over operating free-air temperature range (unless otherwise noted)

|                  |                                  | MIN     | NOM | MAX | UNIT |
|------------------|----------------------------------|---------|-----|-----|------|
| VDD-GND          | Positive Power Supply            | UVLO    |     | 26  | V    |
| VDD-VEE          | Differential Power Supply        |         |     | 26  | V    |
| VEE-GND          | Negative Power Supply            | -15     |     | 0   | V    |
| V <sub>OUT</sub> | Output Voltage                   | GND/VEE |     | VDD | V    |
| V <sub>IN</sub>  | IN signal DC voltage             | -2      |     | 26  | V    |
| V <sub>EN</sub>  | EN signal DC voltage (W Version) | -2      |     | 26  | V    |
| T <sub>J</sub>   | Junction temperature             | -40     |     | 150 | °C   |

## 5.5 Electrical Characteristics

VDD = 15 V, VEE = 0 V, 1-μF capacitor from VDD to GND, 1-μF capacitor from VEE to GND, T<sub>J</sub> = -40°C to +150°C, CL = 0 pF, unless otherwise noted.

| PARAMETER                             |   | TEST CONDITIONS   | MIN  | TYP  | MAX  | UNIT |
|---------------------------------------|---|---|------|------|------|------|
| SUPPLY CURRENTS                       |   |   |      |      |      |      |
| I <sub>VDDQ</sub>                     | VDD quiescent supply current                | V <sub>IN</sub> = 3.3V, EN = 5V, VDD = 6.5V                           |      |      | 1.4  | mA   |
| I <sub>VDD</sub>                      | VDD static supply current                   | V <sub>IN</sub> = 3.3 V, EN = 5V                                      |      | 1.1  | 1.5  | mA   |
| I <sub>VEEQ</sub>                     | VEE static supply current                   | V <sub>IN</sub> = 0 V, EN = 5V, VEE = -10V                            |      |      | 1.1  | mA   |
| I <sub>VDD</sub>                      | VDD static supply current                   | V <sub>IN</sub> = 0 V, EN = 5V  |      | 0.8  | 1.2  | mA   |
| I <sub>VDDO</sub>                     | VDD dynamic operating current               | f <sub>SW</sub> = 1000 kHz, EN = 5V, VDD=15 V, C <sub>L</sub> =1800pF |      |      | 35   | mA   |
| I <sub>DIS</sub>                      | VDD disable current                         | V <sub>INx</sub> = 3.3 V, EN = 0 V                                    |      | 0.8  | 1.1  | mA   |
| VDD UNDERVOLTAGE THRESHOLDS AND DELAY |   |   |      |      |      |      |
| V <sub>VDD_ON</sub>                   | VDD UVLO Rising Threshold                   | 8.5-V UVLO Option   | 7.6  | 8    | 8.4  | V    |
| V <sub>VDD_OFF</sub>                  | VDD UVLO Falling Threshold                  | 8.5-V UVLO Option   | 6.65 | 7    | 7.35 | V    |
| V <sub>VDD_HYS</sub>                  | VDD UVLO Threshold Hysteresis               | 8.5-V UVLO Option   |      | 1    |      | V    |
| t <sub>UVLO2FLT</sub>                 | Propagation delay from UVLO shutdown to FLT |   |      | 8.4  |      | us   |
| V <sub>VDD_ON</sub>                   | VDD UVLO Rising Threshold                   | 12.5-V UVLO Option  | 12.8 | 13.5 | 14.2 | V    |
| V <sub>VDD_OFF</sub>                  | VDD UVLO Falling Threshold                  |   | 11.8 | 12.5 | 13.2 | V    |
| V <sub>VDD_HYS</sub>                  | VDD UVLO Threshold Hysteresis               |   |      | 1.0  |      | V    |
| VREF                                  |   |   |      |      |      |      |
| V <sub>REF</sub>                      | Voltage Reference                           | I <sub>REF</sub> =10mA  |      | 5    |      | V    |
| I <sub>REF</sub>                      | Reference output current                    |   |      |      | 20   | mA   |
| IN, EN                                |   |   |      |      |      |      |
| V <sub>INH</sub>                      | Input High Threshold Voltage                | Output goes high when threshold is reached                            | 1.8  | 2.2  | 2.6  | V    |
| V <sub>INL</sub>                      | Input Low Threshold Voltage                 | Output goes low when threshold reached                                | 0.8  | 1.2  | 1.6  | V    |
| V <sub>IN_HYS</sub>                   | Input-threshold Hysteresis                  | Calculate as V <sub>INH</sub> - V <sub>INL</sub>                      |      | 1.0  |      | V    |
| R <sub>IND</sub>                      | IN Pin Pull Down Resistance                 | IN, DIS = 3.3V  |      | 120  |      | kΩ   |
| V <sub>ENH</sub>                      | Enable High Threshold Voltage               | Output goes HIGH when threshold reached                               | 1.8  | 2.2  | 2.6  | V    |
| V <sub>ENL</sub>                      | Enable Low Threshold Voltage                | Output goes LOW when threshold reached                                | 0.8  | 1.2  | 1.6  | V    |
| V <sub>EN_HYS</sub>                   | Enable Threshold Hysteresis                 | Calculate as V <sub>ENH</sub> - V <sub>ENL</sub>                      |      | 1    |      | V    |
| R <sub>ENU</sub>                      | EN Pin Pull Up Resistance                   | EN = 0V   |      | 400  |      | kΩ   |
| V <sub>FLTth</sub>                    | FLT threshold voltage                       | I <sub>FLT-sink</sub> = 15mA  |      | 0.43 | 1    | V    |

## 5.5 Electrical Characteristics (続き)

VDD = 15 V, VEE = 0 V, 1-μF capacitor from VDD to GND, 1-μF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted.

| PARAMETER                         |  | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-----------------------------------|--|--|-----|-----|-----|------|
| <b>DESAT DETECTION</b>            |  |  |     |     |     |      |
| I <sub>CHG</sub>                  | Blanking capacitor charge current (250μA variant)      | V <sub>DESAT</sub> = 3.25V                                   | 200 | 250 | 316 | μA   |
| I <sub>DCHG</sub>                 | DESAT pin discharge current                            | V <sub>DESAT</sub> = 8V                                      |     | -20 |     | mA   |
| V <sub>DESATTH</sub>              | DESAT Detection Threshold                              | FLT goes low when threshold is reached                       | 6.0 | 6.5 | 7.0 | V    |
| V <sub>DESLO</sub>                | DESAT voltage when OUT=L, referenced to GND            |  |     |     | 100 | mV   |
| t <sub>DESLEB</sub>               | Leading edge blanking time                             |  |     | 150 |     | ns   |
| t <sub>DESFIL</sub>               | DESAT deglitch filter                                  |  |     | 100 | 150 | ns   |
| t <sub>DES2OUT</sub>              | DESAT propagation delay to 90% of OUT                  | V <sub>DESAT</sub> > V <sub>DESATTH</sub>                    |     | 140 | 250 | ns   |
| t <sub>DES2FLT</sub>              | DESAT propagation delay to FLT low                     | V <sub>DESATTH</sub> to 90% of FLT, CI=10pF                  |     | 135 | 250 | ns   |
| <b>SOFT TURN OFF</b>              |  |  |     |     |     |      |
| R <sub>STO</sub>                  | Internal Soft turn-off Pulldown Resistance             | DESAT triggered, V <sub>OUT</sub> =5V                        |     | 35  |     | Ω    |
| <b>OVERTEMPERATURE PROTECTION</b> |  |  |     |     |     |      |
| T <sub>SD</sub>                   | Overtemperature threshold                              |  |     | 180 |     | °C   |
| T <sub>HYS</sub>                  | Overtemperature protection hysteresis                  |  |     | 30  |     | °C   |
| t <sub>OTP2FLT</sub>              | Propagation delay from overtemperature shutdown to FLT | Over temperature shutdown to 90% of FLT, CI=10pF             |     | 8   |     | us   |
| <b>OUTPUT DRIVER STAGE</b>        |  |  |     |     |     |      |
| I <sub>SRCPK</sub>                | Peak Output Source Current                             | C <sub>VDD</sub> = 10 μF, C <sub>L</sub> = 0.1 μF, f = 1 kHz |     | -3  |     | A    |
| I <sub>SNKPK</sub>                | Peak Output Sink Current                               | C <sub>VDD</sub> = 10 μF, C <sub>L</sub> = 0.1 μF, f = 1 kHz |     | 2.8 |     | A    |
| R <sub>OH</sub>                   | Pull up resistance                                     | I <sub>OUT</sub> = –500mA                                    |     | 5   |     | Ω    |
| R <sub>OL</sub>                   | Pull down resistance                                   | I <sub>OUT</sub> = 500mA                                     |     | 1   |     | Ω    |

## 5.6 Switching Characteristics

VDD = 15 V, VEE = 0 V, 1-μF capacitor from VDD to GND, 1-μF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted.

| PARAMETER                         |   | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|-----------------------------------|---|---|-----|-----|-----|------|
| t <sub>RA</sub> , t <sub>RB</sub> | Output Rise Time                                    | C <sub>L</sub> =1.8nF, 10% to 90%, Vin = 0 to 3.3V  |     | 8   | 18  | ns   |
| t <sub>FA</sub> , t <sub>FB</sub> | Output Fall Time                                    | C <sub>L</sub> =1.8nF, 90% to 10%, Vin = 0 to 3.3V  |     | 14  | 32  | ns   |
| t <sub>D2</sub>                   | Propagation Delay – Input falling to output falling | C <sub>L</sub> =1.8nF, from 1V falling on Vin to 90% of output fall, Vin=0 - 3.3V, Fsw=500kHz, 50% duty cycle |     | 28  | 50  | ns   |
| t <sub>D1</sub>                   | Propagation Delay – Input rising to output rising   | C <sub>L</sub> =1.8nF, from 2V rising on Vin to 10% of output rise, Vin=0 - 3.3V, Fsw=500kHz, 50% duty cycle  |     | 26  | 50  | ns   |
| t <sub>PD_EN</sub>                | EN Response Delay (W Version)                       | C <sub>L</sub> =1.8nF, from 2V rising on EN to 10% of output rise, EN=0 - 3.3V, Fsw=500kHz, 50% duty cycle    |     | 26  | 40  | ns   |
| t <sub>PD_DIS</sub>               | DIS Response Delay (W Version)                      | C <sub>L</sub> =1.8nF, from 1V falling on EN to 90% of output fall, EN=0 - 3.3V, Fsw=500kHz, 50% duty cycle   |     | 27  | 45  | ns   |
| t <sub>PWmin</sub>                | Minimum Input Pulse Width That Passes to Output     | C <sub>L</sub> =1.8nF, Vin=0 - 3.3V, Fsw=500kHz, Vo > 2V  |     | 9   | 15  | ns   |

## 5.6 Switching Characteristics (続き)

VDD = 15 V, VEE = 0 V, 1-μF capacitor from VDD to GND, 1-μF capacitor from VEE to GND, TJ = –40°C to +150°C, CL = 0 pF, unless otherwise noted.

| PARAMETER        |                        | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|------------------|------------------------|---|-----|-----|-----|------|
| t <sub>PWD</sub> | Pulse Width Distortion | Input Pulse Width = 100ns, 500kHz<br>t <sub>D2_1</sub> – t <sub>D1_1</sub> , C <sub>L</sub> = 1.8nF | -10 |     | 10  | ns   |

## 6 Detailed Description

### 6.1 Overview

The UCC5710x-Q1 device is a single-channel, high-speed, gate drivers capable of effectively driving MOSFET, SiC MOSFET, and IGBT power switches with 3-A source and 3-A sink (symmetrical drive) peak current. The driver has a good transient handling capability on its output due to reverse currents, as well as rail-to-rail drive capability and small propagation delay, typically 26ns. The device has the state-of-art DESAT detection time, and fault reporting function to the low voltage side DSP/MCU. Soft turn off is triggered when the DESAT fault is detected, minimizing the short circuit energy while reducing the overshoot voltage on the switch.

The input threshold of UCC5710x-Q1 is compatible to TTL low-voltage logic, which is fixed and independent of VDD supply voltage. The driver can also work with CMOS based controllers as long as the threshold requirement is met. The 1-V typical hysteresis offers excellent noise immunity.

In the UCC5710xW-Q1, the driver has an EN pin with fixed TTL compatible threshold. EN is internally pulled up. Pulling EN low disables the driver, while leaving EN open provides normal operation. In the UCC5710xB-Q1 and UCC5710xC-Q1 offer an additional 5V output (VREF) that source up to 20mA function.

### 6.2 Functional Block Diagram




図 6-1. UCC5710xB-Q1 Simplified Functional Block Diagram




图 6-2. UCC5710xC-Q1 Simplified Functional Block Diagram






図 6-3. UCC5710xW-Q1 Simplified Functional Block Diagram

## 6.3 Feature Description

### 6.3.1 Input Stage

The inputs of the UCC5710x-Q1 device are compatible with TTL based threshold logic and the inputs are independent of the VDD supply voltage. With typical high threshold of 2.2 V and typical low threshold of 1.2 V, the logic level thresholds can be conveniently driven with PWM control signals derived from 3.3-V or 5-V logic. Wider hysteresis (typically 1 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. This device also features tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature. The very low input capacitance, typically less than 8 pF, on these pins reduces loading and increases switching speed.

The device features an important protection function wherein, whenever the input pin is in a floating condition, the output is held in the low state. This is achieved with internal pullup or pulldown resistors on the input pins as shown in the simplified functional block diagrams. In some applications, due to difference in bias supply sequencing, different ICs power-up at different times. This may cause output of the controller to be in tri-state. This output of the controller gets connected to the input of the driver IC. If the driver IC does not have a pulldown resistor then the output of the driver may go high erroneously and damage the switching power device.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a separate daughter board or PCB layout has long input connection traces:

- High  $dI/dt$  current from the driver output coupled with board layout parasitics can cause ground bounce. Because the device features just one GND pin which may be referenced to the power ground, this may interfere with the differential voltage between Input pins and GND and trigger an unintended change of output state. Because of fast 26-ns propagation delay, this can ultimately result in high-frequency oscillations, which increases power dissipation and poses risk of damage.

- 1-V Input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.

An external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This also limits the rise or fall times to the power device which reduces the EMI. The external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

Finally, because of the unique input structure that allows negative voltage capability on the Input and Enable pins, caution must be used in the following applications:

- Input or Enable pins are switched to amplitude > 15 V.
- Input or Enable pins are switched at  $dV/dt > 2 \text{ V/ns}$ .

If both of these conditions occur, add a series 150- $\Omega$  resistor for the pin(s) being switched to limit the current through the input structure.

### 6.3.2 Enable Function

The Enable (EN) pin of the UCC5710xW-Q1 device also has TTL compatible input thresholds with wide hysteresis. The typical turnon threshold is 2.2V and the typical turn-off threshold is 1.2V with typical hysteresis of 1V. The Enable (EN) pin of the UCC5710xW-Q1 has an internal pullup resistor to an internal reference voltage. Thus, leaving the Enable pin floating turns on the driver and allows it to send output signals properly. If desired, the Enable can also be driven by low-voltage logic to enable and disable the driver. There is minimum delay from the enable block to the output for fast system response time. Similar to the input pins, the enable pin can also handle significant negative voltage and therefore provides system robustness. The enable pin can withstand wide range of slew rate such as 1V/ns to 1V/ms. The enable signal is independent of VDD voltage and stable across the full operating temperature range.

### 6.3.3 Driver Stage

The device has  $\pm 3\text{-A}$  peak drive strength and is suitable for driving IGBT/SiC. The driver features an important safety function wherein, when the input pins are in floating condition, the output is held in LOW state. The driver has rail-to-rail output by implementing an NMOS pull-up with intrinsic bootstrap gate drive. Under DC conditions, a PMOS is used to keep OUT tied to VDD as shown in the figure. The low pullup impedance of the NMOS results in strong drive strength during the turn-on transient, which shortens the charging time of the input capacitance of the power semiconductor and reduces the turn on switching loss.





图 6-4. Gate Driver Output Stage

### 6.3.4 Desaturation (DESAT) Protection

The UCC5710x-Q1 implements a fast overcurrent and short circuit protection feature to protect the MOSFET/IGBT from catastrophic breakdown during fault. The DESAT pin has a typical 6.5 V threshold with respect to COM, the source or emitter of the power semiconductor. When the input is in a floating condition or the output is held in low state, the DESAT pin is pulled down by an internal MOSFET and held in the LOW state, which prevents the overcurrent and short circuit fault from false triggering. The internal current source of the DESAT pin is activated only during the driver ON state, which means the overcurrent and short circuit protection feature only works when the power semiconductor is in the ON state. The internal pulldown MOSFET helps to discharge the voltage of the DESAT pin when the power semiconductor is turned off. The features a 150-ns internal leading edge blanking time after the OUT switches to high state. The UCC5710x-Q1 internal current source is activated to charge the external blanking capacitor after the internal leading edge blanking time. The typical value of the internal current source is 250  $\mu$ A.



### 図 6-5. DESAT Protection

### 6.3.5 Fault ( $\overline{FLT}$ )

The  $\overline{\text{FLT}}$  pin of UCC5710X-Q1 can report a fault signal to the DSP/MCU when the fault is detected through the DESAT pin, internal TSD or the UVLO. The  $\overline{\text{FLT}}$  pin is pulled down to GND after the fault is detected, and is held low until the fault is clear.

## 6.4 Device Functional Modes

The UCC5710x-Q1 devices operate in normal mode and UVLO mode (see [セクション 7.2.2.1](#) for information on UVLO operation). In normal mode, the output state is dependent on the states of the device, and the input pins.

The UCC5710xW-Q1 features a single, non-inverting input, but also contains enable and disable functionality through the EN pin. Setting the EN pin to logic HIGH will enable the non-inverting input to output on the IN pin.

**表 6-1. UCC5710xB-Q1, UCC5710xC-Q1 Truth Table**

| IN | DESAT | INTERNAL TSD | FLT        | OUT |
|----|-------|--------------|------------|-----|
| H  | L     | L            | Open drain | H   |
| L  | L     | L            | Open drain | L   |
| H  | H     | L            | L          | L   |

表 6-1. UCC5710xB-Q1, UCC5710xC-Q1 Truth Table (続き)

| IN | DESAT | INTERNAL TSD | FLT | OUT |
|----|-------|--------------|-----|-----|
| X  | X     | H            | L   | L   |

表 6-2. UCC5710xW-Q1 Truth Table

| IN | EN | DESAT | INTERNAL TSD | FLT        | OUT |
|----|----|-------|--------------|------------|-----|
| L  | H  | L     | L            | Open drain | L   |
| H  | H  | L     | L            | Open drain | H   |
| X  | L  | X     | X            | X          | L   |
| H  | H  | H     | L            | L          | L   |
| X  | H  | X     | H            | L          | L   |

## 7 Applications and Implementation

### 注

以下のアプリケーションに関するセクションの情報は、TI の部品仕様の一部ではなく、TI はこれらの情報の正確性や完全性を保証しません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 7.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. To enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers or signal isolation devices and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. The situation will be often encountered because the PWM signal from a digital controller or signal isolation device is often a 3.3-V or 5-V logic signal which is not capable of effectively turning on a power switch. A level-shifting circuitry is needed to boost the logic-level signal to the gate-drive voltage in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar, (or P- N-channel MOSFET), transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate for this because they lack level-shifting capability and low-drive voltage protection. Gate drivers effectively combine both the level-shifting, buffer drive and UVLO functions. Gate drivers also find other needs such as minimizing the effect of switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself.

The UCC5710x-Q1 is very flexible in this role with a strong drive current capability and wide recommended supply voltage range of UVLO to 26 V. This allows the driver to be used in 5-V bias logic level very high frequency MOSFET applications, 12-V MOSFET applications, 20-V and -5-V (relative to Source) SiC FET applications, 15-V and -8-V (relative to Emitter) IGBT applications and many others.

These requirements, coupled with the need for low propagation delays and availability in compact, and low-inductance packages with good thermal capability, make gate driver devices such as the UCC5710x-Q1 extremely important components in switching power combining benefits of high-performance, low cost, low component count, board space reduction and simplified system design.

## 7.2 Typical Application




図 7-1. UCC57108C-Q1 Used in a PTC Heater Application

### 7.2.1 Design Requirements

When selecting the gate driver device for an end application, some design considerations must be evaluated in order to make the most appropriate selection. Following are some of the design parameters that should be used when selecting the gate driver device for an end application: input-to-output configuration, the input threshold type, bias supply voltage levels, peak source and sink currents, availability of independent enable and disable functions, propagation delay, power dissipation, and package type. See the example design parameters and requirements in 表 7-1.

表 7-1. Design Parameters

| DESIGN PARAMETER            | EXAMPLE VALUE |
|-----------------------------|---------------|
| Input to output logic       | Non-inverting |
| Input threshold type        | TTL           |
| Bias supply voltage levels  | +18 V         |
| Negative output low voltage | N/A           |
| $dV_{DS}/dt$ (1)            | 100 V/ns      |
| Enable function             | Yes           |
| Disable function            | N/A           |
| Propagation delay           | <30 ns        |
| Power dissipation           | <1 W          |
| Package type                | SON8 or SOIC8 |

- (1)  $dV_{DS}/dt$  is a typical requirement for a given design. This value can be used to find the peak source/sink currents needed as shown in .

### 7.2.2 Detailed Design Procedure

#### 7.2.2.1 VDD Undervoltage Lockout

The UCC57108-Q1 device offers an undervoltage lockout threshold of 8 V and UCC57102 provide under voltage lockout threshold of 12V. The device's hysteresis range helps to avoid any chattering due to the presence of

noise on the bias supply. 1V of typical UVLO hysteresis is expected. There is no significant driver output turnon delay due to the UVLO feature, and 4  $\mu$ s of UVLO delay is expected. The UVLO turn-off delay is also minimized as much as possible. The UVLO delay is designed to minimize chattering that may occur due to very fast transients that may appear on VDD. When the bias supply is below UVLO thresholds, the outputs are held actively low irrespective of the state of input pins and enable pin. The device accepts a wide range of slew rates on its VDD pin, and VDD noise within the hysteresis range does not affect the output state of the driver (neither ON nor OFF).




図 7-2. Power Up

### 7.2.3 Application Curves

The figures below show the typical switching characteristics of the UCC57108-Q1 device with a 1nF capacitor load.




図 7-3. UCC57108-Q1 Rising (Turn-On) Propagation Delay




図 7-4. UCC57108-Q1 Falling (Turn-Off) Propagation Delay

## 8 Power Supply Recommendations

The bias supply voltage range for which the UCC5710x-Q1 devices are recommended to operate is from UVLO to 26 V. The lower end of this range is governed by the internal UVLO protection feature on the VDD pin supply circuit blocks. Whenever the driver is in UVLO condition when the VDD pin voltage is below the  $V_{(ON)}$  supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 26-V recommended maximum voltage rating of the VDD pin of the device. The absolute maximum voltage for the VDD pin is 30 V.

The UVLO protection feature also involves a hysteresis function. This means that when the VDD pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification. Therefore, ensuring that, while operating at or near the UVLO range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown.

During system shutdown, the device operation continues until the VDD pin voltage has dropped below the VDD UVLO falling threshold which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up, the device does not begin operation until the VDD pin voltage has exceeded above the VDD UVLO rising threshold. The quiescent current consumed by the internal circuit blocks of the device is supplied through the VDD pin. Although this fact is well known, recognizing that the charge for source current pulses delivered by the OUT pin is also supplied through the same VDD pin is important. As a result, every time a current is sourced out of the output pin (OUT), a corresponding current pulse is delivered into the device through the VDD pin. Thus ensuring that local bypass capacitors are provided between the VDD and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low-ESR, ceramic surface-mount capacitor is needed. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of few microfarads added in parallel.

UCC5710x-Q1 is a high current gate driver. If the gate driver is placed far from the switching power device such as MOSFET then that may create large inductive loop. Large inductive loop may cause excessive ringing on any and all pins of the gate driver. This may result in stress exceeding device recommended rating. Therefore, it is recommended to place the gate driver as close to the switching power device as possible. It is also advisable to use an external gate resistor to damp any ringing due to the high switching currents and board parasitic elements.




## 9 Layout

### 9.1 Layout Guidelines

Proper PCB layout is extremely important in a high-current, fast-switching circuit to provide appropriate device operation and design robustness. The UCC57108-Q1 gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. Very high  $di/dt$  can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are recommended when designing with these high-speed drivers.

- Place the driver device as close as possible to power device to minimize the length of high-current traces between the driver output pins and the gate of the power switch device.
- Place the bypass capacitors between VDD pin and the GND pin as close to the driver pins as possible to minimize trace length for improved noise filtering. TI recommends having two capacitors; a 100-nF ceramic surface-mount capacitor placed less than 1mm from the VDD pin of the device and another ceramic surface-mount capacitor of few microfarads added in parallel. These capacitors support high peak current being drawn from VDD during turnon of power switch. The use of low inductance surface-mount components such as chip capacitors is highly recommended.
- The turnon and turn-off current loop paths (driver device, power switch and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High  $di/dt$  is established in these loops at two instances – during turnon and turn-off transients, which induces significant voltage transients on the output pins of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces of a current loop, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- To minimize switch node transients and ringing, adding some gate resistance and/or snubbers on the power devices may be necessary. These measures may also reduce EMI.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM controller, and so forth, at a single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT pin may corrupt the input signals during transitions. The ground plane must not be a conduction path for any current loop. Instead the ground plane should be connected to the star-point with one trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.

## 9.2 Layout Example



9-1. Layout Example: UCC5710xB-Q1

## 10 Device and Documentation Support

### 10.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 10.2 サポート・リソース

テキサス・インスツルメンツ **E2E™ サポート・フォーラム**は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの**使用条件**を参照してください。

### 10.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.  
すべての商標は、それぞれの所有者に帰属します。

### 10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 10.5 用語集

**テキサス・インスツルメンツ用語集** この用語集には、用語や略語の一覧および定義が記載されています。

## 11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| Changes from Revision * (December 2023) to Revision A (March 2024) | Page |
|--|------|
| • UCC57108B-Q1 公開事前情報のリリース.....                                    | 1    |

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| PUCC57108BQDRQ1  | ACTIVE        | SOIC         | D                  | 8    | 3000           | TBD             | Call TI                              | Call TI              | -40 to 125   |                         | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**D0008A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

**NOTES:**

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

## SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024, Texas Instruments Incorporated