





TPS3762-Q1 JAJSRP6A - OCTOBER 2023 - REVISED MAY 2024

# TPS3762-Q1 車載用 65V ウィンドウ (OV & UV) スーパーバイザ、セルフテスト およびラッチ機能内蔵

## 1 特長

- ASIL-D 機能安全準拠
  - ISO 26262 システムの設計に役立つ資料
  - ASIL-D までの決定論的対応能力
  - ASIL-D までのハードウェア機能
- 車載アプリケーション向けに AEC-Q100 認証済み
  - デバイス温度グレード 1:-40℃~+125℃
- 設計要件を満たすデバイスの柔軟性
  - 幅広い電圧スレッショルド範囲:2.7V~60V
  - 800mV オプション スレッショルドを設定するに は、外付け分割抵抗と併用
  - ヒステリシス内蔵 (2%、5%、10% のオプション)
  - 固定またはプログラム可能なリセット時間遅延
  - 固定およびプログラム可能な検出遅延
- 高電圧電源レールを監視
  - 幅広い入力電圧範囲:2.7V~65V
  - センスピン -65V の逆極性保護
- 12/24/48V システムでの高速 UV/OV 保護
  - 出力リセット・ラッチ機能
  - 超高速検出時間遅延オプション (5µs)
  - 内蔵セルフ・テスト

# 2 アプリケーション

- センサ フュージョンおよびカメラ
- デジタル コックピット処理装置
- オンボード チャージャ
- ADAS ドメイン コントローラ

### 3 概要

TPS3762-Q1 は、4µA I<sub>DD</sub>、0.9% 精度、高速検出時間 (5µs)、内蔵セルフテスト機能を備えた 65V 入力電圧スー パーバイザです。このデバイスは 12V/24V 車載用バッテ リシステムに直接接続し、過電圧 (OV) および低電圧 (UV) 状態を継続的に監視できます。また、分割抵抗を内 蔵しているため、TPS3762-Q1 はソリューション全体のサ イズを最小化できます。多くのヒステリシス電圧オプション を利用することで、大きな電圧過渡を無視することができ、 さらに誤リセット信号を防止できます。


VDD ピンと SENSE ピンが独立しているため、信頼性が 高いシステムが求める冗長性を実現できます。また、 SENSE は VDD よりも高い電圧と低い電圧を監視できま す。SENSE ピンは高インピーダンス入力なので外付け抵 抗を使うこともできます。 CTS ピンおよび CTR ピンを使う ことで、RESET 信号の立ち下がり/立ち上がりエッジの遅 延を調整できます。 CTS は、監視対象の電圧レールの電 圧グリッチを無視することで、デバウンシング機能として機 能します。


TPS3762-Q1 は、2.9mm × 1.6mm の SOT23 8 ピンパ ッケージで供給されます。

#### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)(2)
TPS3762-Q1	SOT-23 (8) (DDF)	2.9mm x 1.6mm

- パッケージの詳細については、このデータシートの末尾の外形図 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。





代表的なアプリケーション回路



## **Table of Contents**

2 アプリケーション 1 10.3 Feature Description 17 10.4 Device Functional Modes 30 11 Application and Implementation 3 11.1 Application Information 3 11.2 Adjustable Voltage Thresholds 3 11.3 Typical Application 3 11.4 Power Supply Recommendations 3 11.5 Layout 3 11.5 Layout 3 12.5 Electrical Characteristics 8 7.6 Switching Requirements 10 7.7 Timing Requirements 11 12.4 静電気放電に関する注意事項 3 12.5 用語集 3 13 Revision History 12 Mechanical, Packaging, and Orderable 15 14 Mechanical, Packaging, and Orderable 15 15 Layout 16 16 10 10.3 Feature Description 17 10.3 Feature Description 17 10.3 Feature Description 17 10.4 Device Functional Modes 3 3 10.4 Device Functional Modes 3 3 11.4 Application and Implementation 3 11.1 Application Information 3 11.2 Adjustable Voltage Thresholds 3 11.5 Layout 11.2 Adjustable Voltage Thresholds 3 11.3 Typical Application 3 11.4 Power Supply Recommendations 3 11.5 Layout 3 12.5 Himming Diagrams 12 12.5 Himming Diagrams 12 12.5 Himming Diagrams 12 12.5 Himming Diagrams 12 13 Revision History 3 14 Mechanical, Packaging, and Orderable 3 12.5 Himming Diagrams 14 Mechanical, Packaging, and Orderable 15 12.5 Himming Diagrams 15 14 Mechanical, Packaging, and Orderable 15 12.5 Himming Diagrams 15 14 Mechanical, Packaging, and Orderable 15 12.5 Himming Diagrams 15 12.5 Himming Diagrams 16 14 Mechanical, Packaging, and Orderable 15 12.5 Himming Diagrams 17 12.5 Himming Diagrams 18 12.5 Himming Diagrams 18 12.5 Himming Diagrams 19 12.5 H	<b>1</b> 特長 1	10.2 Functional Block Diagram	16
3 概要			
4 Device Nomenclature		10.4 Device Functional Modes	30
5 Device Comparison		11 Application and Implementation	31
6 Pin Configuration and Functions       5         7 Specifications       6         7.1 Absolute Maximum Ratings       6         7.2 ESD Ratings       6         7.3 Recommended Operating Conditions       6         7.4 Thermal Information       7         7.5 Electrical Characteristics       8         7.6 Switching Requirements       10         7.7 Timing Requirements       11         8 Timing Diagrams       12         9 Typical Characteristics       14         10 Detailed Description       16         11.2 Adjustable Voltage Thresholds       31         11.3 Typical Application       32         11.4 Power Supply Recommendations       36         11.5 Layout       36         12 Device and Documentation Support       38         12.1 ドキュメントの更新通知を受け取る方法       38         12.2 サポート・リソース       38         12.3 Trademarks       38         12.4 静電気放電に関する注意事項       38         13 Revision History       36         14 Mechanical, Packaging, and Orderable		11.1 Application Information	31
7 Specifications 6 11.3 Typical Application 32 11.4 Power Supply Recommendations 36 11.4 Power Supply Recommendations 36 11.5 Layout 36 12.1 ドキュメントの更新通知を受け取る方法 38 12.2 サポート・リソース 36 12.3 Trademarks 36 12.3 Trademarks 36 12.4 静電気放電に関する注意事項 36 12.5 用語集 36 13 Revision History 36 14 Mechanical, Packaging, and Orderable	•	11.2 Adjustable Voltage Thresholds	31
7.1 Absolute Maximum Ratings 6 7.2 ESD Ratings 6 7.3 Recommended Operating Conditions 6 7.4 Thermal Information 7 7.5 Electrical Characteristics 8 7.6 Switching Requirements 10 7.7 Timing Requirements 11 8 Timing Diagrams 12 Typical Characteristics 14 15 Device and Documentation Support 38 12.2 サポート・リソース 38 12.2 サポート・リソース 38 12.3 Trademarks 38 12.4 静電気放電に関する注意事項 38 12.5 用語集 38 12.5 用語集 38 13 Revision History 38 14 Mechanical, Packaging, and Orderable		11.3 Typical Application	32
7.2 ESD Ratings 6 7.3 Recommended Operating Conditions 6 7.4 Thermal Information 7 7.5 Electrical Characteristics 8 7.6 Switching Requirements 10 7.7 Timing Requirements 11 8 Timing Diagrams 12 Typical Characteristics 14 15 Layout 36 12 Device and Documentation Support 38 12.1ドキュメントの更新通知を受け取る方法 38 12.2 サポート・リソース 38 12.3 Trademarks 12.3 Trademarks 38 12.4 静電気放電に関する注意事項 38 12.5 用語集 38 12.5 用語集 38 12.5 用語集 38 13 Revision History 38 14 Mechanical, Packaging, and Orderable		11.4 Power Supply Recommendations	36
7.3 Recommended Operating Conditions		11.5 Layout	36
7.4 Thermal Information 7.5 Electrical Characteristics 8.7.5 Electrical Characteristics 8.7.6 Switching Requirements 10 12.3 Trademarks 38 12.4 静電気放電に関する注意事項 38 12.5 用語集 38 12.5 用語集 38 12.5 用語集 38 13 Revision History 38 14 Mechanical, Packaging, and Orderable		12 Device and Documentation Support	38
7.5 Electrical Characteristics		12.1ドキュメントの更新通知を受け取る方法	38
7.7 Timing Requirements		12.2 サポート・リソース	38
7.7 Timing Requirements       11       12.4 静電気放電に関する注意事項       38         8 Timing Diagrams       12       12.5 用語集       38         9 Typical Characteristics       14       13 Revision History       38         10 Detailed Description       16       14 Mechanical, Packaging, and Orderable	7.6 Switching Requirements	12.3 Trademarks	38
8 Timing Diagrams			38
9 Typical Characteristics		12.5 用語集	38
10 Detailed Description			
		, , , , , , , , , , , , , , , , , , , ,	38



## **4 Device Nomenclature**

Device Decoder in セクション 5 describe how to decode certain device function of the device based on its part number. Not all part numbers follow this nomenclature. Use 4-1 as the part number decoding table for all devices.

表 4-1. Device Configuration Table

ORDERABLE PART NAME	Overvoltage (V <sub>ITP</sub> )	Overvoltage Hysteresis	Undervoltage (V <sub>ITN</sub> )	Undervoltage Hysteresis	CTR / CTS	Latch / UVbypass	BIST RESET Trigger
TPS3762D02OVDDFRQ1	800mV	2%	N/A	N/A	ADJ / ADJ	Both	Yes

Product Folder Links: TPS3762-Q1


3

English Data Sheet: SNVSCE6



## 5 Device Comparison

Device Decoder shows some of the device naming nomenclature of the TPS3762-Q1. Not all device namings follow this nomenclature table. For a detailed breakdown of every device part number by threshold voltage options, BIST configurations, Latch configurations, CTR options, CTS options, and UV bypass, see セクション 4 for more details. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options.



- Suffix 02, 05, and 10 with VIT of 800mV corresponds to the adjustable variant, do not have internal voltage divider
- 2. Not all TPS3762-Q1 devices can be decoded by this table. Refer to セクション 4 for a decoding table by part number.

4 資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPS3762-Q1



# **6 Pin Configuration and Functions**




図 6-1. DDF Package, 8-Pin SOT-23, TPS3762-Q1 (Top View)

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		DESCRIPTION
VDD	1	I	Input Supply Voltage: Supply voltage pin. For noisy systems, bypass with a 0.1μF capacitor to GND.
SENSE	2	I	Sense Voltage: Connect this pin to the supply rail that must be monitored. See Section 8.3.2 for more details.  Sensing Topology: Overvoltage (OV) or Undervoltage (UV) or Window (OV + UV)
GND	3	-	Ground. Ground pin. All GND pins must be electrically connected to the board ground.
RESET	4	0	Output Reset Signal: RESET asserts when SENSE crosses the voltage threshold after the sense time delay, set by CTS, and remains asserted for the reset time delay period, set by CTR, after SENSE transitions out of a fault condition. For latch variants RESET remains asserted until the latch is cleared. The active low open-drain reset output requires an external pullup resistor. See Section 8.3.3.2 for more details.  Output topology: Open-Drain Active-Low
BIST	5	0	Built-In Self-Test: BIST asserts when a logic high input occurs on the BIST_EN / LATCH_CLR or BIST_EN pin, this initiates the internal BIST testing. BIST recovers after t <sub>BIST</sub> to signify BIST completed successfully. BIST remains asserted for a time period longer than t <sub>BIST</sub> if there is a failure during BIST. BIST active-low open-drain output requires an external pullup resistor. See Section 8.3.6 for more details.
BIST_EN / LATCH_CLR	6	I	Built-in Self-test Enable and Latch Clear: A logic high input must occur on the BIST_EN / LATCH_CLR to initate BIST and clear a latched OV/UV fault. See Section 8.3.6 for more details.
CTR	7	0	RESET Time Delay: User-programmable reset time delay for RESET. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. See Section8.3.4 for more details.
CTS	8	0	SENSE Time Delay: User-programmable sense time delay for SENSE. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. See Section 8.3.5 for more details.

English Data Sheet: SNVSCE6



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	$V_{DD}, V_{SENSE(Adjustable)}, V_{\overline{RESET}}$	-0.3	70	V
Voltage	V <sub>SENSE(Fixed)</sub>	-65	70	V
Voltage	$V_{CTS}, V_{CTR}$	-0.3	6	V
Voltage	V <sub>BIST</sub> , V <sub>BIST_EN</sub> , V <sub>BIST_EN/LATCH_CLR</sub>	-0.3	6	V
Current	I <sub>RESET</sub> , I <sub>BIST</sub>		10	mA
Temperature (2)	Operating junction temperature, T <sub>J</sub>	-40	150	°C
Temperature (2)	Operating Ambient temperature, T <sub>A</sub>	-40	150	°C
Temperature (2)	Storage, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 (1)	±2000	
V <sub>(ESD)</sub>	Liectiostatic discriatge	Charged device model (CDM), per AEC Q100-011	±750	, v

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	V <sub>DD</sub>	2.7	65	V
Voltage	V <sub>SENSE</sub> , V <sub>RESET</sub>	0	65	V
Voltage	V <sub>CTS</sub> , V <sub>CTR</sub>	0	5.5	V
Voltage	V <sub>BIST</sub> , V <sub>BIST_EN</sub> , V <sub>BIST_EN/LATCH_CLR</sub>	0	5.5	V
Current	I <sub>RESET</sub> , I <sub>BIST</sub>	0	5	mA
T <sub>J</sub> <sup>(1)</sup>	Junction temperature (free air temperature)	-40	125	°C

(1) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

<sup>(2)</sup> As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .



## 7.4 Thermal Information

		TPS3762-Q1	
	THERMAL METRIC (1)	DDF	UNIT
		8-PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	154.6	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	77.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73.2	°C/W
Ψлт	Junction-to-top characterization parameter	4.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	72.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

1

Product Folder Links: TPS3762-Q1



### 7.5 Electrical Characteristics

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD \ (MAX)}$ , CTR = CTS = open, output  $\overline{RESET}$  pull-up resistor  $R_{PU}$  = 10k $\Omega$ , voltage  $V_{PU}$  = 5.5V, output  $\overline{BIST}$  pull-up resistor  $R_{PU} = 10k\Omega$ , voltage  $V_{PU} = 10k\Omega$ , vol

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PLY					
V <sub>DD</sub>	Supply Voltage		2.7		65	V
UVLO (1)	Undervoltage Lockout	V <sub>DD</sub> rising above V <sub>DD (MIN)</sub>		,	2.6	V
UVLO(HYS)	Undervoltage Lockout Hysteresis	V <sub>DD</sub> falling below V <sub>DD (MIN)</sub>		500		mV
V <sub>POR(RESET)</sub>	Power on Reset Voltage (2) RESET, Active Low (Open-Drain)	V <sub>OL(MAX)</sub> = 300mV I <sub>OUT (Sink)</sub> = 15μA			1.4	V
V <sub>POR(BIST)</sub>	Power on Reset Voltage (2) BIST, Active Low (Open-Drain)	V <sub>OL(MAX)</sub> = 300mV I <sub>OUT (Sink)</sub> = 15μA			1.4	V
I <sub>DD</sub>	Supply current into V <sub>DD</sub> pin	$V_{IT} = 800 \text{mV}$ $V_{DD \text{ (MIN)}} \le V_{DD} \le V_{DD \text{ (MAX)}}$		4	8.1	μΑ
SENSE (Inpu	t)					
I <sub>SENSE</sub>	Input current	V <sub>IT</sub> = 800mV			200	nA
V <sub>ITN</sub>	Input Threshold Negative (Undervoltage)	V <sub>IT</sub> = 800mV <sup>(3)</sup>	-0.9		0.9	%
V <sub>ITP</sub>	Input Threshold Positive (Overvoltage)	V <sub>IT</sub> = 800mV <sup>(3)</sup>	-0.9		0.9	%
V <sub>HYS</sub>	Hysteresis Accuracy (4)	V <sub>IT</sub> = 0.8V V <sub>HYS</sub> Range = 2%	1.5	2	2.5	%
RESET (Outp	out)				•	
I <sub>lkg(OD)</sub>	Open-Drain leakage	V <sub>RESET</sub> = 5.5V V <sub>ITN</sub> < V <sub>SENSE</sub> < V <sub>ITP</sub>			300	nA
I <sub>lkg(OD)</sub>	Open-Drain leakage	V <sub>RESET</sub> = 65V V <sub>ITN</sub> < V <sub>SENSE</sub> < V <sub>ITP</sub>			300	nA
V <sub>OL</sub> <sup>(5)</sup>	Low level output voltage	2.7V ≤ VDD ≤ 65V I <sub>RESET</sub> = 2.7mA			350	mV

## 7.5 Electrical Characteristics (続き)

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD \ (MAX)}$ , CTR = CTS = open, output  $\overline{RESET}$  pull-up resistor  $R_{PU} = 10k\Omega$ , voltage  $V_{PU} = 5.5V$ , output  $\overline{BIST}$  pull-up resistor  $R_{PU} = 10k\Omega$ , voltage  $V_{PU} = 5.5V$ , and load  $C_{LOAD} = 10pF$ . The operating free-air temperature range  $T_A = -40^{\circ}C$  to  $125^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$  and  $V_{DD} = 12V$  and  $V_{IT} = 6.5V$  ( $V_{IT}$  refers to  $V_{ITN}$  or  $V_{ITP}$ ).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Capacitor 1	Fiming (CTS, CTR)					
R <sub>CTR</sub>	Internal resistance (CTR)		2.96	3.7	4.44	ΜΩ
R <sub>CTS</sub>	Internal resistance (CTS)		2.96	3.7	4.44	ΜΩ
Built-in Sel	f-test				'	
I <sub>lkg(BIST)</sub>	Open-Drain leakage	V <sub>BIST</sub> = 5.5V V <sub>ITN</sub> < V <sub>SENSE</sub> < V <sub>ITP</sub>			300	nA
I <sub>lkg(BIST)</sub>	Open-Drain leakage	V <sub>BIST</sub> = 3.3V V <sub>ITN</sub> < V <sub>SENSE</sub> < V <sub>ITP</sub>			300	nA
V <sub>BIST_OL</sub>	Low level output voltage	2.7V ≤ VDD ≤ 65V I <sub>BIST</sub> = 5mA			300	mV
V <sub>BIST_EN</sub>	BIST_EN pin logic low input				500	mV
V <sub>BIST_EN</sub>	BIST_EN pin logic high input		1300			mV
V <sub>BIST_EN/</sub> LATCH_CLR	LATCH_CLR pin logic low input				500	mV
V <sub>BIST_EN/</sub>	LATCH_CLR pin logic high input		1300			mV

- (1) When V<sub>DD</sub> voltage falls below UVLO, <del>RESET</del> is asserted. V<sub>DD</sub> slew rate ≤ 100mV / μs
- (2) V<sub>POR</sub> is the minimum V<sub>DD</sub> voltage for a controlled output state. Below V<sub>POR</sub>, the output cannot be determined. V<sub>DD</sub> slew rate ≤ 100mV/µs
- (3) For adjustable voltage guidelines and resistor selection refer to **Adjustable Voltage Thresholds** in **Application and Implementation** section
- (4) Hysteresis is with respect to V<sub>ITP</sub> and V<sub>ITN</sub> voltage threshold. V<sub>ITP</sub> has negative hysteresis and V<sub>ITN</sub> has positive hysteresis.
- (5) For V<sub>OH</sub> and V<sub>OL</sub> relation to output variants refer to **Timing Figures after the Timing Requirement Table**



## 7.6 Switching Requirements

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD \ (MAX)}$ , CTR = CTS = open and enabled, output  $\overline{RESET}$  pull-up resistor  $R_{PU}$  = 10k $\Omega$ , voltage  $V_{PU}$  = 5.5V, output  $\overline{BIST}$  pull-up resistor  $R_{PU}$   $\overline{BIST}$  = 10k $\Omega$ , voltage  $V_{PU}$   $\overline{BIST}$  = 5.5V, and load  $C_{LOAD}$  = 10pF. The operating free-air temperature range  $T_A$  = -40°C to 125°C, unless otherwise noted. Typical values are at  $T_A$  = 25°C and  $V_{DD}$  = 12V and  $V_{IT}$  = 6.5V ( $V_{IT}$  refers to  $V_{ITN}$  or  $V_{ITP}$ ).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Common Sv	vitching Requirements				•	
t <sub>CTR(No Cap)</sub>	RESET release time delay (CTR) <sup>(1)</sup>	VIT = 800mV C <sub>CTR</sub> = Open 20% Overdrive from Hysteresis		350	600	μs
t <sub>CTS(No Cap)</sub>	Sense detect time delay (CTS) <sup>(2)</sup>	VIT = 800mV C <sub>CTS</sub> = Open 20% Overdrive from V <sub>IT</sub>		85	100	μs
t <sub>SD</sub>	Startup Delay (3)	C <sub>CTR</sub> = Open		1		ms
BIST Switch	ing Requirements				'	
t <sub>BIST_en_pd</sub>	Rising edge of BIST_EN to BIST asserting			2.3		μs
t <sub>BIST_en_pd</sub>	Rising edge of BIST_EN to RESET asserting			2.3		μs
t <sub>BIST_recover</sub>	Rising edge of BIST to SENSE input valid	C <sub>CTR</sub> = Open, BIST = Enabled		350	600	μs
t <sub>BIST</sub>	BIST run time				3.5	ms
t <sub>SD+BIST</sub>	Startup time with BIST run time				4.5	ms
LATCH Swit	ching Requirements				1	
t <sub>BIST_EN/</sub> LATCH_CLR_R ecover	Rising edge of BIST to SENSE input valid	C <sub>CTR</sub> = Open, BIST = Disabled		10		μs

#### (1) CTR Reset detect time delay:

Overvoltage active-low output is measure from  $V_{ITP\,-\,HYS}$  to  $V_{OH}$  Undervoltage active-low output is measure from  $V_{ITN\,+\,HYS}$  to  $V_{OH}$ 

### (2) CTS Sense detect time delay:

Overvoltage active-low output is measure from  $V_{ITP}$  to  $V_{OL}$  Undervoltage active-low output is measure from  $V_{ITN}$  to  $V_{OL}$ 

(3) During the power-on sequence, V<sub>DD</sub> must be at or above V<sub>DD (MIN)</sub> for at least t<sub>SD+BIST</sub> + t<sub>CTR</sub> before the output is in the correct state based on V<sub>SENSE</sub>.

 $t_{SD}$  time includes the propagation delay ( $C_{CTR}$  = Open). Capacitor on CTR will add time to  $t_{SD}$ 

English Data Sheet: SNVSCE6


## 7.7 Timing Requirements

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD (MAX)}$ , CTR = CTS = open and enabled, output  $\overline{RESET}$  pull-up resistor  $R_{PU}$  = 10k $\Omega$ , voltage  $V_{PU}$  = 5.5V, output  $\overline{BIST}$  pull-up resistor  $R_{PU}$  =  $\overline{BIST}$  = 10k $\Omega$ , voltage  $V_{PU}$  =  $\overline{BIST}$  = 5.5V, and load  $C_{LOAD}$  = 10pF. The operating free-air temperature range  $T_A$  =  $-40^{\circ}C$  to 125°C, unless otherwise noted. Typical values are at  $T_A$  = 25°C and  $V_{DD}$  = 12V and  $V_{IT}$  = 6.5V ( $V_{IT}$  refers to  $V_{ITN}$  or  $V_{ITP}$ ).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
Common tin	Common timing parameters								
BIST timing	parameters								
t <sub>BIST_en Glitch</sub>	BIST_EN Glitch immunity			1.1		μs			
t <sub>BIST_en</sub>	Minimum BIST_EN input width to initate BIST			1.2	8	μs			
LATCH timin	g parameters								
t <sub>BIST_EN/</sub> LATCH_CLR Glitch	Latch Glitch immunity			1.5		μs			
t <sub>BIST_EN/</sub>	Latch input width to clear latch			1.6		μs			




## **8 Timing Diagrams**



- A. The timing diagram assumes the open-drain output RESET pin is connected via an external pull-up resistor to V<sub>DD</sub>.
- B. Be advised that 🗵 8-1 shows the V<sub>DD</sub> falling slew rate is slow or the V<sub>DD</sub> decay time is much larger than the propagation detect delay (t<sub>CTR</sub>) time.
- C. RESET is asserted when V<sub>DD</sub> goes below the UVLO(MIN) threshold after the time delay, t<sub>CTR</sub>, is reached.

図 8-1. SENSE Undervoltage (UV) Timing Diagram

English Data Sheet: SNVSCE6




- A. The timing diagram assumes the open-drain output RESET pin is connected via an external pull-up resistor to V<sub>DD</sub>.
- B. Be advised that 🗵 8-2 shows the V<sub>DD</sub> falling slew rate is slow or the V<sub>DD</sub> decay time is much larger than the propagation detect delay (t<sub>CTR</sub>) time.
- C.  $\overline{\text{RESET}}$  is asserted when  $V_{DD}$  goes below the  $UVLO_{(MIN)}$  threshold after the time delay,  $t_{CTR}$ , is reached.

図 8-2. SENSE Overvoltage (OV) Timing Diagram



## 9 Typical Characteristics


Typical characteristics show the typical performance of the TPS3762-Q1 device. Test conditions are taken at  $T_A = 25^{\circ}C$ , unless otherwise noted.





# 9 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3762-Q1 device. Test conditions are taken at  $T_A = 25^{\circ}C$ , unless otherwise noted.





## 10 Detailed Description

### 10.1 Overview

The TPS3762-Q1 is a family of high voltage and low quiescent current voltage supervisors with overvoltage and undervoltage threshold voltage options, delay timings, Built-In Self-Test, and latch. The TPS3762-Q1 over and undervoltage thresholds are device specific and are offered in either adjustable thresholds or fixed threholds. The adjustable threshold option uses an external resistor ladder to make a voltage divider on SENSE pin which uses the internal 800mV threshold to trigger overvoltage and undervoltage faults. The benefit of using an adjustable option with external resistors is the faster reaction speed compared to a fixed internal threshold variant. The TPS3762-Q1 fixed threshold option utilizes an integrated voltage divider to eliminate the need for external resistors and provides a lower system leakage current.

VDD, SENSE and RESET pins can support 65V continuous operation. SENSE has -65V reverse polarity protection. VDD, SENSE, and RESET voltage levels can be independent of each other. TPS3762-Q1 includes a reset output latching feature that holds the output active to help system achieve safe state. Fixed and programmable sense and reset delay are available to avoid false resets and false reset releases.

## 10.2 Functional Block Diagram




図 10-1. Fixed Threshold Functional Block Diagram




図 10-2. Adjustable Threshold Functional Block Diagram

Product Folder Links: TPS3762-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



## 10.3 Feature Description

### 10.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 2.7V to 65V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a  $0.1\mu F$  capacitor between the VDD and GND.

VDD needs to be at or above V<sub>DD(MIN)</sub> for at least the start-up time delay (t<sub>SD</sub>) for the device to be fully functional.

VDD voltage is independent of  $V_{SENSE}$  and  $V_{RESET}$ , meaning that VDD can be higher or lower than the other pins.

### 10.3.1.1 Undervoltage Lockout (V<sub>POR</sub> < V<sub>DD</sub> < UVLO)

When the voltage on  $V_{DD}$  is less than the UVLO voltage, but greater than the power-on reset voltage ( $V_{POR}$ ), the RESET and BIST pins will be asserted, regardless of the voltage at SENSE pin.

## 10.3.1.2 Power-On Reset ( $V_{DD} < V_{POR}$ )

When the voltage on VDD is lower than the power on reset voltage (V<sub>POR</sub>), the output signal is undefined and is not to be relied upon for proper device function.

Note: 図 10-3 and 図 10-4 assume an external pull-up resistor is connecting the RESET pin to VDD.




図 10-3. Power Cycle (SENSE Outside of Nominal Voltage)






図 10-4. Power Cycle (SENSE Within Nominal Voltage)

#### 10.3.2 SENSE

The SENSE pin connects to the supply rail that is to be monitored. The sense pin on each device is configured to monitor either overvoltage (OV), undervoltage (UV), or window (OV&UV) conditions. TPS3762-Q1 device offers built-in hysteresis that provides noise immunity and maintains stable operation.


Although not required in most cases, for noisy applications where  $t_{CTS}$  is not sufficient glitch rejection, good analog design practice is to place a 10nF to 100nF bypass capacitor at the SENSE input to reduce sensitivity to transient voltages on the monitored signal. SENSE can be connected directly to VDD pin.

#### 10.3.2.1 Reverse Polarity Protection

The TPS3762-Q1 has reverse polarity protection on the sense pin up to -65V. This allows the TPS3762-Q1 to support accidental or test simulated reverse connections without damaging the device. This protection permits the TPS3762-Q1 to connect directly off of the supply prior to any reverse polarity protection diodes for accurate voltage measurement.

### 10.3.2.2 SENSE Hysteresis

TPS3762-Q1 device offers built-in hysteresis around the UV and OV thresholds to avoid erroneous  $\overline{\text{RESET}}$  deassertions. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold (V<sub>ITP</sub>), for undervoltage options hysteresis is added to the negative threshold (V<sub>ITN</sub>).



19

Product Folder Links: TPS3762-Q1



## 表 10-1. Common Adjustable Hysteresis Lookup Table

	TARGET		
ADJUSTABLE THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	DEVICE HYSTERESIS OPTION
800mV	Overvoltage	784mV	-2%
800mV	Overvoltage	760mV	-5%
800mV	Overvoltage	720mV	-10%
800mV	Undervoltage	816mV	2%
800mV	Undervoltage	840mV	5%
800mV	Undervoltage	880mV	10%

表 10-1 shows a sample of hysteresis for the 800 mV adjustable variant of TPS3762-Q1.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is  $(V_{ITN} + V_{HYS})$  and for the overvoltage (OV) channel is  $(V_{ITP} - V_{HYS})$ .

## Undervoltage (UV)

 $V_{ITN} = 800 \text{mV}$ 

Voltage Hysteresis (V<sub>HYS</sub>) = 2% = 16mV

Hysteresis Accuracy = +1.5% to +2.5% = 16.24mV to 16.4mV

Release Voltage =  $V_{ITN} + V_{HYS} = 816.24$ mV to 816.4mV

Overvoltage (OV)

 $V_{ITP} = 800 mV$ 

Voltage Hysteresis (V<sub>HYS</sub>) = 2% = 16mV

Hysteresis Accuracy = +1.5% to +2.5% = 16.24mV to 16.4mV

Release Voltage = V<sub>ITP</sub> - V<sub>HYS</sub> = 783.6mV to 783.76mV



### 10.3.3 Output Logic Configurations

TPS3762-Q1 is a single channel device that has a single input SENSE pin and a single RESET pin. The single RESET is available only with open drain topology.

#### 10.3.3.1 Open-Drain

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor consider system  $V_{OH}$  and the Open-Drain Leakage Current ( $I_{lkg}$ ) provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The open-drain output can be connected as a wired-AND logic with other open-drain signals such as another TPS3762-Q1 open-drain output pin.

#### 10.3.3.2 Active-Low (RESET)

RESET (active low) denoted with a bar above the pin label. RESET remains high voltage (V<sub>OH</sub>, deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage the SENSE voltage need to cross the lower boundary (V<sub>ITN</sub>).
- For overvoltage the SENSE voltage needs to cross the upper boundary (V<sub>ITP</sub>).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

21

#### 10.3.3.3 Latching

The TPS3762-Q1 comes with the optional output reset latching feature, check the  $trac{trace}{trace} > 5$  to verify variant specific latch functionality. When using a variant with latch enabled ( $V_{BIST\_EN/LATCH\_CLR} < 0.5V$ ), whenever a fault, OV or UV, occurs RESET asserts and goes low and remains low until cleared by a logic high input ( $V_{BIST\_EN/LATCH\_CLR} > 1.3V$ ) on the BIST\_EN / LATCH\_CLR pin. If the SENSE pin is in a safe region and latch is disabled, the RESET deasserts after a delay. This delay is dependent on BIST and CTR timing. See trace tra




図 10-6. RESET Latch & Unlatch

#### 10.3.3.4 UVBypass

The TPS3762-Q1 comes with the optional undervoltage bypass (UVbypass) feature, check  $\forall \not > \exists \gt 5$  to verify variant specific UVbypass functionality. When using a variant with UVbypass enabled, the first undervoltage event after  $V_{DD} > V_{POR}$  is ignored. In cases where an undervoltage event has not occurred UVbypass can be cleared by running BIST.

UVbypass is targeted at specific applications in which the TPS3762-Q1 is powered Off-battery and is monitoring the Off-battery DC-DC output, as shown in  $\boxtimes$  10-7. If the Off-battery DCDC output is outside of threshold the TPS3762-Q1 resets this device. See  $\boxtimes$  10-8 and  $\boxtimes$  10-9 for more details.




図 10-7. UVbypass Schematic




図 10-8. UVbypass Enabled

23

Product Folder Links: TPS3762-Q1






図 10-9. UVbypass Disabled

### 10.3.4 User-Programmable Reset Time Delay

TPS3762-Q1 has adjustable reset release time delay with external capacitors.

- A capacitor on CTR programs the reset time delay of the output.
- No capacitor on this pin gives the fastest reset delay time indicated by t<sub>CTR</sub> in セクション 7.6.
- Variants such as TPS3762Q use a fixed internal time delay. check the セクション 5 to verify variant specific timing.

#### 10.3.4.1 Reset Time Delay Configuration

RESET time delay ( $t_{CTR}$ ) occurs when the  $\overline{RESET}$  is transitioning from a fault state ( $V_{OL}$ ) to a non-fault state ( $V_{OH}$ ). The time delay ( $t_{CTR}$ ) can be programmed by connecting a capacitor between CTR pin and GND. For situations with a fault on SENSE after  $\overline{RESET}$  recovers, the TPS3762-Q1 makes sure that the CTR capacitor is fully discharged before starting the recovery sequence. This makes sure that the programmed CTR time is maintained for consecutive faults.

The relationship between external capacitor  $C_{CTR}$  EXT (typ) and the time delay  $t_{CTR}$  (typ) is given by  $\pm$  1.

$$t_{CTR (typ)} = R_{CTR (typ)} \times C_{CTR EXT (typ)} + t_{CTR (no cap)} \times 10^{-6}$$
 (1)

 $R_{CTR (typ)}$  = is in mega ohms (M $\Omega$ )

 $C_{CTR EXT (typ)}$  = is given in microfarads ( $\mu F$ )

 $t_{CTR (typ)}$  = is the reset time delay/delays

The reset delay varies according to three variables: the external capacitor ( $C_{CTR\_EXT}$ ), CTR pin internal resistance ( $R_{CTR}$ ) provided in セクション 7.5, and the constant ( $t_{CTR}$  (no cap)) provided in セクション 7.6. The minimum and maximum variance due to the constant is show in 式 2 and 式 3:

$$t_{\text{CTR (min)}} = R_{\text{CTR (min)}} \times C_{\text{CTR EXT (min)}} + t_{\text{CTR (no cap (min))}} \times 10^{-6}$$
(2)

$$t_{CTR (max)} = R_{CTR (max)} \times C_{CTR EXT (max)} + t_{CTR (no cap (max))} \times 10^{-6}$$
 (3)

There is no limit to the capacitor on CTR pin. Having a too large of a capacitor value can cause very slow charge up (rise times) due to capacitor leakage and system noise can cause the internal circuit to hold RESET active.

\* Leakages on the capacitor can effect accuracy of reset time delay.

English Data Sheet: SNVSCE6

## 10.3.5 User-Programmable Sense Delay

TPS3762-Q1 has adjustable sense release time delay with external capacitors.

- · A capacitor on CTS programs the sense time delay of the input.
- No capacitor on this pin gives the fastest sense delay time indicated by t<sub>CTS</sub> in セクション 7.7.
- The TPS3762-Q1 comes with an optional fixed internal time delay that ignores the capacitor value at the CTS pin, check the セクション 5 to verify variant specific functionality.

### 10.3.5.1 Sense Time Delay Configuration

SENSE time delay  $(t_{CTS})$  occurs when the  $\overline{RESET}$  is transitioning from a non-fault state  $(V_{OH})$  to a fault state  $(V_{OL})$ . The time delay  $(t_{CTS})$  can be programmed by connecting a capacitor between CTS pin and GND.

The relationship between external capacitor  $C_{CTS}$  EXT (typ) and the time delay  $t_{CTS}$  (typ) is given by  $\pm 4$ .

$$t_{\text{CTS (typ)}} = R_{\text{CTS (typ)}} \times C_{\text{CTS\_EXT (typ)}} + t_{\text{CTS (no cap)}} \times 10^{-6}$$
(4)

 $R_{CTS (typ)}$  = is in mega ohms (M $\Omega$ )

 $C_{CTS EXT (typ)}$  = is given in microfarads ( $\mu F$ )

t<sub>CTS (typ)</sub> = is the sense time delay/delays

The sense delay varies according to three variables: the external capacitor ( $C_{CTS\_EXT}$ ), CTS pin internal resistance ( $R_{CTS}$ ) provided in セクション 7.5, and the constant ( $t_{CTS}$  (no cap)) provided in セクション 7.6. The minimum and maximum variance due to the constant is show in 式 5 and 式 6:

$$t_{\text{CTS (min)}} = R_{\text{CTS (min)}} \times C_{\text{CTS EXT (min)}} + t_{\text{CTS (no cap (min))}} \times 10^{-6}$$
(5)

$$t_{\text{CTR (max)}} = R_{\text{CTS (max)}} \times C_{\text{CTS EXT (max)}} + t_{\text{CTSx (no cap (max))}} \times 10^{-6}$$
(6)

The recommended maximum sense delay capacitor for the TPS3762-Q1 is  $10\mu F$  as this makes sure there is enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the internal circuit to trip unpredictably. This leads to a variation in time delay where the delay accuracy can be worse in the presence of system noise.

\* Leakages on the capacitor can effect accuracy of sense time delay.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SNVSCE6



#### 10.3.6 Built-In Self-Test

The TPS3762-Q1 has a Built-In Self-Test (BIST) feature that runs diagnostics internally in the device. During power-up BIST is initiated automatically after crossing  $V_{DD(min)}$ . During BIST the  $\overline{BIST}$  pin and  $\overline{RESET}$  output asserts low and deasserts if the  $\overline{BIST}$  test completes successfully indicating no internal faults in the device. The length of the BIST and  $\overline{BIST}$  assertion is specified by  $t_{\overline{BIST}}$ . If BIST is not successful, the  $\overline{BIST}$  pin will say asserted low signifying an internal fault. The  $\overline{RESET}$  output will stay assert on  $\overline{BIST}$  failure. During BIST, the device is not monitoring the SENSE pin for faults and the  $\overline{RESET}$  is not dependent on the SENSE pin voltage. The  $\overline{BIST}$  sequence of internal tests verifies the internal signal chain of the device by checking for faults on the internal comparators on the SENSE pin, bandgap voltage, and the  $\overline{RESET}$  output. See  $\boxtimes$  10-10 for more details.




図 10-10. TPS3762-Q1 Start-Up Sequence

After a successful power-up sequence, BIST can be initiated any time with a logic high input ( $V_{BIST\_EN}$  or  $V_{BIST\_EN/LATCH\_CLR} > 1.3V$ ) on the BIST\_EN / LATCH\_CLR pin. BIST initiates and the BIST pin asserts only if the SENSE pin is not in a overvoltage or undervoltage fault mode. During this BIST test time period,  $t_{BIST}$ ,  $\overline{BIST}$  pin asserts low to signify that  $\overline{BIST}$  has started and  $\overline{RESET}$  assertion is dependent on the device variant. Upon a successful BIST the  $\overline{BIST}$  pin and  $\overline{RESET}$  pin are deasserted. If BIST is not successful due to an internal device not working properly, the  $\overline{RESET}$  pin and  $\overline{BIST}$  pin remain asserted low signifying a fault internal to the device. See  $\boxtimes$  10-11 and  $\boxtimes$  10-12 for more details.

27

Product Folder Links: TPS3762-Q1






図 10-11. BIST With RESET Assertion




図 10-12. BIST With No RESET Assertion






図 10-13. BIST Fail With RESET Assertion




図 10-14. BIST Fail With No RESET Assertion

29



## **10.4 Device Functional Modes**

## 表 10-2. Undervoltage Detect Functional Mode Truth Table

DESCRIPTION	S	SENSE			OUTPUT (2) (RESET PIN)	
	PREVIOUS CONDITION	CURRENT CONDITION	CTR <sup>(1)</sup> / MR PIN	V <sub>DD</sub> PIN		
Normal Operation	SENSE > V <sub>ITN</sub>	SENSE > V <sub>ITN</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Undervoltage Detection	SENSE > V <sub>ITN</sub>	SENSE < V <sub>ITN</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Undervoltage Detection	SENSE < V <sub>ITN</sub>	SENSE > V <sub>ITN</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Normal Operation	SENSE < V <sub>ITN</sub>	SENSE > V <sub>ITN</sub> + HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
UVLO Engaged	SENSE > V <sub>ITN</sub>	SENSE > V <sub>ITN</sub>	Open or capacitor connected	$V_{POR} < V_{DD} < V_{DD(MIN)}$	Low	
Below V <sub>POR</sub> , Undefined Output	SENSE > V <sub>ITN</sub>	SENSE > V <sub>ITN</sub>	Open or capacitor connected	V <sub>DD</sub> < V <sub>POR</sub>	Undefined	

- (1) Reset time delay is ignored in the truth table.
- (2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

## 表 10-3. Overvoltage Detect Functional Mode Truth Table

2 10 0. Overveitage beteet i anotherial mode frain fable									
DESCRIPTION	S	ENSE	CTR <sup>(1)</sup> / MR PIN		OUTPUT (2)				
	PREVIOUS CONDITION	CURRENT CONDITION		V <sub>DD</sub> PIN	(RESET PIN)				
Normal Operation	SENSE < V <sub>ITN</sub>	SENSE < V <sub>ITN</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High				
Overvoltage Detection	SENSE < V <sub>ITN</sub>	SENSE > V <sub>ITN</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low				
Overvoltage Detection	SENSE > V <sub>ITN</sub>	SENSE < V <sub>ITN</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low				
Normal Operation	SENSE > V <sub>ITN</sub>	SENSE < V <sub>ITN</sub> - HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High				
UVLO Engaged	SENSE < V <sub>ITN</sub>	SENSE < V <sub>ITN</sub>	Open or capacitor connected	V <sub>POR</sub> < V <sub>DD</sub> < UVLO	Low				
Below V <sub>POR</sub> , Undefined Output	SENSE < V <sub>ITN</sub>	SENSE < V <sub>ITN</sub>	Open or capacitor connected	V <sub>DD</sub> < V <sub>POR</sub>	Undefined				

- (1) Reset time delay is ignored in the truth table.
- (2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SNVSCE6

## 11 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 11.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

## 11.2 Adjustable Voltage Thresholds

☑ 11-1 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the adjustable (0.8V voltage threshold device) when setting adjustable voltage thresholds. This variant bypasses the internal resistor ladder.

For example, consider a 12V rail,  $V_{MON}$ , being monitored for overvoltage (OV) using of the TPS3762D02OVDDFRQ1 variant, as shown in  $\boxtimes$  11-1. The monitored OV threshold, denoted as  $V_{MON+}$ , is the desired voltage where the device asserts the reset. For this example  $V_{MON+} = 35V$ . To assert an overvoltage reset the voltage at the sense pin,  $V_{SENSE}$ , needs to be equal to the input threshold positive,  $V_{ITP}$ . For this example variant  $V_{SENSE} = V_{ITP} = 0.8V$ . Using  $R_1$  and  $R_2$  the correlation between  $V_{MON+}$  and  $V_{SENSE}$  can be seen in  $\npreceq$  8. Assuming  $R_2 = 10k\Omega$ , and  $R_1$  can be calculated as  $R_1 = 427.5k\Omega$ .

$$V_{SENSE} = V_{MON+} \times (R_2 \div (R_1 + R_2))$$
 (7)

The TPS3762D02OVDDFRQ1 comes with variant specific 2%, 5%, or 10% voltage threshold hysteresis. For the reset signal to become deasserted,  $V_{MON}$  must go below  $V_{ITP}$  -  $V_{HYS}$ . For this example variant a 2% voltage threshold hysteresis was selected. Therefore,  $V_{MON}$  equals 34.3V when the reset signal becomes deasserted.

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is the internal resistance of the SENSE pin that can affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for the design specifications. The internal SENSE resistance ( $R_{SENSE}$ ) can be calculated by the SENSE voltage ( $V_{SENSE}$ ) divided by the SENSE current ( $I_{SENSE}$ ) as shown in  $\pm$  9.  $V_{SENSE}$  can be calculated using  $\pm$  7 depending on the resistor divider and monitored voltage.  $I_{SENSE}$  can be calculated using  $\pm$  8.

$$I_{SENSE} = [(V_{MON} - V_{SENSE}) \div R_1] - (V_{SENSE} \div R_2)$$
(8)

$$R_{SENSE} = V_{SENSE} \div I_{SENSE}$$
 (9)






図 11-1. Adjustable Voltage Threshold with External Resistor Dividers

## 11.3 Typical Application

## 11.3.1 Design 1: Off-Battery Monitoring

This application is intended for the initial power stage in applications with the 12V batteries. The TPS3762-Q1 utilizes high-voltage SENSE and  $V_{DD}$  inputs to monitor an automotive battery.

☑ 11-6 illustrates an example of how the TPS3762-Q1 is monitoring the battery voltage while being powered by it, as well.




図 11-2. Off-Battery Monitoring

Product Folder Links: TPS3762-Q1

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



#### 11.3.1.1 Design Requirements

### 表 11-1. Design Parameters

PARAMETER	DESIGN REQUIREMENT				
Voltage Threshold	Typical OV voltage threshold 30V.				
Maximum Input Power	Operate with power supply input up to 65V				
Output Logic	Open-Drain				
SENSE Delay	>100ms				
RESET Delay	>300ms				
Output Features	Output latching and built-in self-test				

#### 11.3.1.2 Detailed Design Procedure

The TPS3762-Q1 utilizes high-voltage SENSE and  $V_{DD}$  inputs to monitor an automotive battery. In this design example TPS3762D02OVDDFRQ1 is used.

### 11.3.1.2.1 Setting Voltage Threshold

The positive-going threshold voltage,  $V_{ITP}$ , is set by the device variant. In this example, the nominal supply voltage from the battery is 12V. Setting a overvoltage threshold of 30V makes sure that the device resets before supply voltage violates the allowed boundary. The adjustable voltage variant is chosen and  $R_1$  and  $R_2$  are adjusted to meet the threshold. Assuming  $R_2$  equal to  $10k\Omega$  and  $R_1$  is calculated as  $365k\Omega$ . For additional information on selecting resistor values see 299211.2. TPS3762-Q1 also supports fixed voltage threshold variants. Threshold voltage decoding can be found in Device Decoder.

#### 11.3.1.2.2 Meeting the Sense and Reset Delay

The TPS3762-Q1 features both reset assertion (sense) delay,  $t_{CTS}$ , and reset deassertion (reset) delay,  $t_{CTR}$ . The TPS3762-Q1 features two options for selecting sense and reset delays: fixed delays and capacitor-programmable delays. For the device variant used in this design, TPS3762D02OVDDFRQ1, the capacitor programmable delay is chosen. tdtolerightarrow 10.3.5 and tdtolerightarrow 10.3.4 show how to set the timings for the capacitor-programmable delays. The application requires greater than 100 ms sense delay, thus a 0.033 µF capacitor is used. The application requires greater than 300 ms reset delay, thus a 0.1 µF capacitor is used.

#### 11.3.1.2.3 Setting Supply Voltage

Setting the supply voltage is done by connecting the  $V_{DD}$  input directly to the battery rail without the need for external circuitry. The device being able to handle 65V on  $V_{DD}$  means the monitored voltage rail can handle any voltage transience up to 65V. Good analog design practice recommends using a 0.1  $\mu$ F capacitor on the  $V_{DD}$  pin.

#### 11.3.1.2.4 Initiating Built-In Self-Test and Clearing Latch

Built-In Self-Test (BIST) is asserted on device power-up, as outlined in  $\boxtimes$  10-10. BIST can also be initiated any time by a rising edge that crosses the voltage logic high input ( $V_{BIST\_EN}$  or  $V_{BIST\_EN/LATCH\_CLR} > 1.3V$ ) on the BIST\_EN / LATCH\_CLR pin, as outlined in  $\boxtimes$  10-11. Output reset latching is set by the device variant. For the device variant used in this design, TPS3762D02OVDDFRQ1, the output has latch. Device specific output reset latching feature can be found in Device Decoder. To clear the latch a logic high input on the BIST\_EN / LATCH\_CLR pin is required. When clearing latch, BIST is initiated and the RESET returns logic level high once  $t_{BIST\_recover} + t_{CTR}$  has expired, outlined in  $\boxtimes$  10-6. While  $V_{BIST\_EN/LATCH\_CLR} > 1.3V$ , the device is in latch disabled mode and the RESET does not latch for OV and UV on SENSE pin. While the device is in latch disabled mode the RESET still asserts for OV and UV faults.

Product Folder Links: TPS3762-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33



### 11.3.1.3 Application Curves




図 11-3. BIST with RESET Assertion Waveform




図 11-4. Overvoltage RESET Latching Waveform






図 11-5. Overvoltage RESET Unlatching Waveform

35

Product Folder Links: TPS3762-Q1

## 11.4 Power Supply Recommendations

TPS3762-Q1 is designed to operate from an input supply with a  $V_{DD}$  voltage between 2.7V (minimum operation) to 65V (maximum operation). Good analog design practice recommends placing a minimum 0.1 $\mu$ F ceramic capacitor as near as possible to the  $V_{DD}$  pin.

### 11.4.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using 式 10:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta,JA})$$
(10)

The actual power being dissipated in the device can be represented by 式 11:

$$P_{D} = V_{DD} \times I_{DD} + p_{RESET}$$
 (11)

p<sub>RESET</sub> is calculated by 式 12 or 式 13

$$p_{RESET (PUSHPULL)} = V_{DD} - V_{RESET} \times I_{RESET}$$
 (12)

式 10 and 式 11 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations must be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation ( $P_D$ ) and/or excellent package thermal resistance ( $R_{\theta JA}$ ) is present, the maximum ambient temperature ( $T_{A-MAX}$ ) can be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may have to be de-rated.  $T_{A-MAX}$  is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125$ °C), the maximum allowable power dissipation in the device package in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by  $\not \equiv 14$ :

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta,JA} \times P_{D-MAX})) \tag{14}$$

### 11.5 Layout

### 11.5.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a
  greater than 0.1µF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSE pins, placing a 10nF to 100nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal.
- If a capacitor is used on CTS or CTR, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 5pF.
- Place the pull-up resistors on RESET as close to the pin as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces must be greater than 20mils (0.5mm).

English Data Sheet: SNVSCE6



 Do not have high voltage metal pads or traces closer than 20 mils (0.5mm) to the low voltage metal pads or traces.

## 11.5.2 Layout Example

The layout example in ⊠ 11-6 shows how the TPS3762-Q1 is laid out on a printed circuit board (PCB) with user-defined delays.




図 11-6. TPS3762-Q1 Recommended Layout

37

Product Folder Links: TPS3762-Q1



## 12 Device and Documentation Support

## 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.2 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

### 12.3 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 12.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 13 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

#### Changes from Revision \* (October 2023) to Revision A (May 2024)

Page

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

(アンお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TPS3762-Q1* 

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



www.ti.com 7-May-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PS3762D02OVDDFRQ1	ACTIVE	SOT-23-THIN	DDF	8	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS3762-Q1:

# **PACKAGE OPTION ADDENDUM**


www.ti.com 7-May-2024

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PLASTIC SMALL OUTLINE



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated