



LP5907



JAJSEF4P - APRIL 2012 - REVISED JANUARY 2024

LP5907 250mA、低ノイズ、低 lo LDO

1 特長

- ポートフォリオの最新デバイスについては、TPS7A20 を参照してください
- 入力電圧範囲:2.2V~5.5V
- 出力電圧範囲:1.2V~4.5V
- 1µF のセラミック入力および出力コンデンサで安定動 作
- ノイズ バイパス コンデンサが不要
- 出力コンデンサのリモート配置
- 過熱および短絡保護
- 動作時接合部温度:-40℃~125℃
- 低い出力電圧ノイズ:6.5µV_{RMS} 未満
- PSRR:1kHz 時に 82dB
- 出力電圧許容誤差:±2%
- 超低 I_O (イネーブル):12μA
- 低いドロップアウト: 120mV (標準値)
- WEBENCH® Power Designer により LP5907 を使用 するカスタム設計を作成

2 アプリケーション

- スマートフォン
- タブレット
- 通信機器
- デジタル スチル カメラ
- ファクトリ オートメーション

3 概要

LP5907 は、最大 250mA の出力電流を供給できる低ノイ ズ LDO です。RF/アナログ回路の要件を満たすよう設計 された LP5907 は、低ノイズ、高 PSRR、低静止電流、高 速ライン/負荷過渡応答といった特徴を備えています。 革 新的な設計手法の採用により、ノイズ バイパス用コンデン サなしでクラス最高レベルの優れたノイズ特性を実現し、 出力コンデンサのリモート配置にも対応します。

このデバイスは、入力および出力に 1µF のセラミック コン デンサを使用して動作するよう設計されています (個別に ノイズ バイパス コンデンサを用意する必要はありません)。

このデバイスでは、1.2V~4.5V (25mV ステップ) の固定 出力電圧を使用できます。具体的な電圧オプションにつ いては、テキサス・インスツルメンツの販売部門までお問 い合わせください。

パッケージ情報

- 119117							
部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾					
LP5907	YKE、YKG、 YKM、YCR (DSBGA、4)	0.685mm × 0.685mm					
	DBV (SOT-23, 5)	2.9mm × 2.8mm					
	DQN (X2SON, 4)	1mm × 1mm					

- (1) 詳細については、「メカニカル、パッケージ、および注文情報」を参 照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。






Table of Contents

1 特長1	6.4 Device Functional Modes	12
2 アプリケーション1	7 Application and Implementation	13
3 概要1	7.1 Application Information	13
4 Pin Configuration and Functions3	7.2 Typical Application	13
5 Specifications4	7.3 Power Supply Recommendations	16
5.1 Absolute Maximum Ratings4	7.4 Layout	17
5.2 ESD Ratings4	8 Device and Documentation Support	19
5.3 Recommended Operating Conditions4	8.1 Documentation Support	19
5.4 Thermal Information5	8.2ドキュメントの更新通知を受け取る方法	19
5.5 Electrical Characteristics5	8.3 サポート・リソース	19
5.6 Output and Input Capacitors6	8.4 Trademarks	
5.7 Typical Characteristics7	8.5 静電気放電に関する注意事項	19
6 Detailed Description11	8.6 用語集	19
6.1 Overview11	9 Revision History	
6.2 Functional Block Diagram11	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description11	Information	20



4 Pin Configuration and Functions




図 4-1. YKE, YKG, YKM, and YCR Packages, 4-Pin DSBGA

表 4-1. Pin Functions: DSBGA

• • • • • • • • • • • • • • • • • • • •							
P	PIN		PIN		DESCRIPTION		
DSBGA	NAME		DECOM HON				
A1	IN	I	Input voltage supply. Connect a 1µF capacitor at this input.				
A2	OUT	0	Regulated output voltage. Connect a minimum 1 μ F low-ESR capacitor to this pin. Connect this output to the load circuit. An internal 230 Ω (typical) pulldown resistor prevents a charge remaining on V _{OUT} when the regulator is in the shutdown mode (V _{EN} low).				
B1	EN	I	Enable input. A low voltage (< V_{IL}) on this pin turns the regulator off and discharges the output pin to GND through an internal 230 Ω pulldown resistor. A high voltage (> V_{IH}) on this pin enables the regulator output. This pin has an internal 1M Ω pulldown resistor to hold the regulator off by default.				
B2	GND	_	Common ground				



図 4-2. DQN Package, 4-Pin X2SON (Bottom View)




図 4-3. DBV Package, 5-Pin SOT-23 (Top View)

表 4-2. Pin Functions: X2SON, SOT-23

	PIN		TYPE	DESCRIPTION
NAME	X2SON	SOT-23	IIFE	DESCRIPTION
EN	3	3	ı	Enable input. A low voltage ($<$ V $_{IL}$) on this pin turns the regulator off and discharges the output pin to GND through an internal 230 Ω pulldown resistor. A high voltage ($>$ V $_{IH}$) on this pin enables the regulator output. This pin has an internal 1M Ω pulldown resistor to hold the regulator off by default.
GND	2	2	_	Common ground.
IN	4	1	I	Input voltage supply. Connect a 1µF capacitor at this input.
N/C	_	4	_	No internal electrical connection.
OUT	1	5	0	Regulated output voltage. Connect a minimum 1 μ F low-ESR capacitor to this pin. Connect this output to the load circuit. An internal 230 Ω (typical) pulldown resistor prevents a charge remaining on V _{OUT} when the regulator is in shutdown mode (V _{EN} low).
Thermal Pad	5	_	_	Thermal pad for the X2SON package, connect to GND or leave floating. Do not connect to any potential other than GND.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	See ⁽²⁾	V
V _{EN}	Enable input voltage	-0.3	6	V
	Continuous power dissipation ⁽⁴⁾	Internally limited		W
T _{JMAX}	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2) Abs Max V_{OUT} is the lessor of V_{IN} + 0.3V, or 6V.
- (3) All voltages are with respect to the GND pin.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

5.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾		V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{IN}	Input supply voltage	2.2	5.5	V
V _{EN}	Enable input voltage	0	5.5	V
I _{OUT}	Output current	0	250	mA
TJ	Junction temperature	-40	125	°C
T _A	Ambient temperature ⁽³⁾	-40	85	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the GND pin.
- In applications where high power dissipation and poor package thermal resistance is present, the maximum ambient temperature can need to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the device or package in the application (R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} (R_{θJA} × P_{D-MAX}). See the *Application and Implementation* section.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

4



5.4 Thermal Information

THERMAL METRIC(1)		LP5907						
		DBV (SOT-23)	DQN (X2SON)	YCR (DSBGA)	YKE (DSBGA)	YKG (DSBGA)	YKM (DSBGA)	UNIT
		5 PINS	4 PINS	4 PINS	4 PINS	4 PINS	4 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.4	216.1	189.4	206.1	191.6	194.1	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	102.1	161.7	2.4	1.5	2.4	3.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45.8	162.1	56.6	37.0	58.9	62.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.4	5.1	1.1	15.0	1.1	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	45.3	161.7	56.5	36.8	58.9	62.7	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	123.0	n/a	n/a	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

5.5 Electrical Characteristics

 $\underline{V_{IN}} = V_{OUT(NOM)} + 1V, V_{EN} = 1.2V, I_{OUT} = 1 \text{mA}, C_{IN} = 1 \mu\text{F}, \text{ and } C_{OUT} = 1 \mu\text{F} \text{ (unless otherwise noted)} \text{(1) (2) (3)}$

PARAMETER	TEST COND	TEST CONDITIONS		TYP	MAX	UNIT	
Input voltage	T _A = 25°C		2.2		5.5	V	
	$V_{IN} = (V_{OUT(NOM)} + 1V)$ to $I_{OUT} = 1$ mA to 250mA	V _{IN} = (V _{OUT(NOM)} + 1V) to 5.5V, I _{OUT} = 1mA to 250mA			2		
Output voltage tolerance	$I_{OUT} = 1 \text{mA to } 250 \text{mA}$		-3		3	%V _{OUT}	
Line regulation	$V_{IN} = (V_{OUT(NOM)} + 1V)$ to $I_{OUT} = 1$ mA	5.5V,		0.02		%/V	
Load regulation	I _{OUT} = 1mA to 250mA			0.001		%/mA	
Load current	See ⁽⁴⁾		0		250	mA	
Maximum output current			250			mA	
	V _{EN} = 1.2V, I _{OUT} = 0mA			12	25		
Quiescent current ⁽⁵⁾	V _{EN} = 1.2V, I _{OUT} = 250mA		250	425	μΑ		
	V _{EN} = 0.3V (disabled)			0.2		1	
Ground current ⁽⁶⁾	V _{EN} = 1.2V, I _{OUT} = 0mA			14		μA	
	I _{OUT} = 100mA			50			
Dropout voltage ⁽⁷⁾	I _{OUT} = 250mA (DSBGA package)			120	200	mV	
	I _{OUT} = 250mA (SOT-23, X	2SON packages)			250		
Short-circuit current limit	T _A = 25°C ⁽⁸⁾		250	500		mA	
	f = 100Hz, I _{OUT} = 20mA			90			
Dawar aunnly rejection ratio(9)	f = 1kHz, I _{OUT} = 20mA	f = 1kHz, I _{OUT} = 20mA		82		٩D	
Power-supply rejection ratio	f = 10kHz, I _{OUT} = 20mA			65		dB	
	f = 100kHz, I _{OUT} = 20mA			60			
Cutant asias valta as (9)	DW - 401 - 4- 400 -	I _{OUT} = 1mA		10		/	
Output hoise voitage	BVV = 10HZ to 100KHZ	I _{OUT} = 250mA	6.5			μV_{RMS}	
Output automatic discharge pulldown resistance	V _{EN} < V _{IL} (output disabled)			230		Ω	
Thermal shutdown	T _J rising			160		- °C	
Thermal hysteresis	T _J falling from shutdown			15		C	
PUT THRESHOLDS	1						
	Input voltage Output voltage tolerance Line regulation Load regulation Load current Maximum output current Quiescent current(5) Ground current(6) Dropout voltage(7) Short-circuit current limit Power-supply rejection ratio(9) Output noise voltage(9) Output automatic discharge pulldown resistance Thermal shutdown Thermal hysteresis	$ \begin{array}{ c c c } \hline \textbf{PARAMETER} & \textbf{TEST COND} \\ \hline & & & & & & & & & & & \\ \hline & & & & &$	$ \begin{array}{ c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} \\ \hline & & & & & & & & & & & & & \\ \hline & & & &$	$ \begin{array}{ c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} & \textbf{MIN} \\ \hline \\ Input voltage & T_A = 25^{\circ}C & 2.2 \\ \hline \\ Output voltage tolerance & V_{IN} = (V_{OUT(NOM)} + 1V) \text{ to } 5.5V, \\ I_{OUT} = 1\text{mA to } 250\text{mA} & -2 \\ \hline \\ V_{IN} = (V_{OUT(NOM)} + 1V) \text{ to } 5.5V, \\ I_{OUT} = 1\text{mA to } 250\text{mA} & -3 \\ \hline \\ V_{IN} = (V_{OUT(NOM)} + 1V) \text{ to } 5.5V, \\ I_{OUT} = 1\text{mA to } 250\text{mA} & -3 \\ \hline \\ U_{IO} = 1$	Input voltage	$ \begin{array}{ c c c c c } \hline \textbf{PARAMETER} & \textbf{TEST CONDITIONS} & \textbf{MIN} & \textbf{TYP} & \textbf{MAX} \\ \hline Input voltage & T_A = 25 °C & 2.2 & 5.5 \\ \hline & V_N = (V_{OUT(NOM)} + 1V) \ to 5.5V, & -2 & 2 \\ \hline & V_N = (V_{OUT(NOM)} + 1V) \ to 5.5V, & -2 & 2 \\ \hline & V_N = (V_{OUT(NOM)} + 1V) \ to 5.5V, & -3 & 3 \\ \hline & V_N = (V_{OUT(NOM)} + 1V) \ to 5.5V, & -3 & 3 \\ \hline & V_N = (V_{OUT(NOM)} + 1V) \ to 5.5V, & -3 & 3 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & -3 & 3 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.02 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.02 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.02 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.02 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.02 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.001 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V, & 0.002 \\ \hline & V_{IN} = (V_{OUT(NOM)} + 1V) \ to 5.5V,$	



5.5 Electrical Characteristics (続き)

 $V_{IN} = V_{OUT(NOM)} + 1V$, $V_{EN} = 1.2V$, $I_{OUT} = 1$ mA, $C_{IN} = 1$ μ F, and $C_{OUT} = 1$ μ F (unless otherwise noted)⁽¹⁾ (2) (3)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IL}	Low input threshold	V _{IN} = 2.2V to 5.5V, V _{EN} falling until the output is disabled			0.4	V
V _{IH}	High input threshold	V _{IN} = 2.2V to 5.5V V _{EN} rising until the output is enabled	1.2			V
	Input current at EN pin ⁽¹⁰⁾	V _{EN} = 5.5V and V _{IN} = 5.5V		5.5		
I _{EN}	input current at EN pink 9	V _{EN} = 0V and V _{IN} = 5.5V		0.001		μA
TRANSIEN	T CHARACTERISTICS					
	Line transient ⁽⁹⁾	$V_{IN} = (V_{OUT(NOM)} + 1V)$ to $(V_{OUT(NOM)} + 1.6V)$ in 30µs	-1			
	Line transient	$V_{IN} = (V_{OUT(NOM)} + 1.6V)$ to $(V_{OUT(NOM)} + 1.6V)$ in 30µs			1	mV
	Load transient ⁽⁹⁾	I _{OUT} = 1mA to 250mA in 10μs	-40			
ΔV _{OUT}	Load transient	I _{OUT} = 250mA to 1mA in 10μs			40	
	Overshoot on start-up ⁽⁹⁾	Stated as a percentage of V _{OUT(NOM)}			5%	
	Overshoot on start-up with EN ⁽⁹⁾	Stated as a percentage of $V_{OUT(NOM)}$, $V_{IN} = V_{OUT} + 1V$ to 5.5V, 0.7 μ F < $C_{OUT} < 10\mu$ F, 0mA < $I_{OUT} < 250$ mA, EN rising until the output is enabled			1%	
t _{ON}	Turn-on time	From $V_{EN} > V_{IH}$ to $V_{OUT} = 95\%$ of $V_{OUT(NOM)}$, $T_A = 25$ °C		80	150	μs

- (1) All voltages are with respect to the device GND terminal, unless otherwise stated.
- (2) Minimum and maximum limits are specified through test, design, or statistical correlation over the junction temperature (T_J) range of 40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at T_A = 25°C, and are provided for reference purposes only.
- (3) In applications where high power dissipation or poor package thermal resistance is present, the maximum ambient temperature can possibly have to be derated. Maximum ambient temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the device or package in the application R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} (R_{θJA} × P_{D-MAX}). See the *Application and Implementation* section.
- (4) The device maintains a stable, regulated output voltage without a load current.
- (5) Quiescent current is defined here as the difference in current between the input voltage source and the load at V_{OUT}.
- (6) Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device.
- (7) Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100mV below the
- (8) Short-circuit current (I_{SC}) for the LP5907 is equivalent to current limit. To minimize thermal effects during testing, I_{SC} is measured with V_{OUT} pulled to 100mV below the nominal voltage.
- (9) This specification is verified by design.
- (10) There is a $1M\Omega$ resistor between EN and ground on the device.

5.6 Output and Input Capacitors

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN ⁽¹⁾	TYP	MAX	UNIT
C _{IN}	Input capacitance ⁽²⁾	Capacitance for stability	0.7	1		μF
C _{OUT}	Output capacitance ⁽²⁾	Capacitance for stability	0.7	1	10	μF
ESR	Output/Input capacitance ⁽²⁾		5		500	mΩ


- (1) The minimum capacitance must be greater than $0.5\mu\text{F}$ over the full range of operating conditions. The capacitor tolerance must be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application must be considered during device selection to make sure this minimum capacitance specification is met. X7R capacitors are recommended, however capacitor types X5R, Y5V, and Z5U can be used with consideration of the application and conditions.
- (2) This specification is verified by design.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated




5.7 Typical Characteristics






5.7 Typical Characteristics (continued)






5.7 Typical Characteristics (continued)





5.7 Typical Characteristics (continued)






6 Detailed Description

6.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the LP5907 provides low noise, high PSRR, low quiescent current, and low line and load transient response figures. Using innovative design techniques, the LP5907 offers class leading noise performance without the need for a separate noise filter capacitor.

The LP5907 is designed to perform with a single $1\mu F$ input capacitor and a single $1\mu F$ ceramic output capacitor. With a reasonable PCB layout, the single $1\mu F$ ceramic output capacitor can be placed up to 10cm away from the LP5907 device.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Enable (EN)

The LP5907 EN pin is internally held low by a $1M\Omega$ resistor to GND. The EN pin voltage must be higher than the V_{IH} threshold to make sure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the V_{IL} threshold to make sure that the device is fully disabled and the automatic output discharge is activated.

6.3.2 Low Output Noise

Any internal noise at the LP5907 reference voltage is reduced by a first-order, low-pass RC filter before being passed to the output buffer stage. The low-pass RC filter has a –3-dB cut-off frequency of approximately 0.1Hz.

6.3.3 Output Automatic Discharge

The LP5907 output employs an internal 230Ω (typical) pulldown resistance to discharge the output when the EN pin is low and the device is disabled.



6.3.4 Remote Output Capacitor Placement

The LP5907 requires at least a $1\mu F$ capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor can be located up to 10cm away from the LDO.

6.3.5 Thermal Overload Protection (T_{SD})

Thermal shutdown disables the output when the junction temperature rises to approximately 160°C, which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This thermal cycling limits the dissipation of the regulator, and protects the regulator from damage as a result of overheating.

The thermal shutdown circuitry of the LP5907 is designed to protect against temporary thermal overload conditions. The T_{SD} circuitry is not intended to replace proper heat-sinking. Continuously running the LP5907 into thermal shutdown can degrade device reliability.

6.4 Device Functional Modes

6.4.1 Enable (EN)

The LP5907 enable (EN) pin is internally held low by a $1M\Omega$ resistor to GND. The EN pin voltage must be higher than the V_{IH} threshold to make sure that the device is fully enabled under all operating conditions.

When the EN pin is pulled low, and the output is disabled, the output automatic discharge circuitry is activated. Any charge on the OUT pin is discharged to GND through the internal 230Ω (typical) pulldown resistance.

6.4.2 Minimum Operating Input Voltage (VIN)

The LP5907 does not include any dedicated UVLO circuitry. The LP5907 internal circuitry is not fully functional until V_{IN} is at least 2.2V. The output voltage is not regulated until V_{IN} has reached at least the greater of 2.2V or $(V_{OUT} + V_{DO})$.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The LP5907 is designed to meet the requirements of RF and analog circuits, by providing low noise, high PSRR, low quiescent current, and low line or load transient response figures. The device offers excellent noise performance without the need for a noise bypass capacitor and is stable with input and output capacitors with a value of 1μ F. The LP5907 delivers this performance in industry standard packages such as DSBGA, X2SON, and SOT-23 which, for this device, are specified with an operating junction temperature (T_J) of -40° C to 125° C.

7.2 Typical Application

☑ 7-1 shows the typical application circuit for the LP5907. Input and output capacitances can be increased, if needed, above the 1µF minimum for some applications.




図 7-1. LP5907 Typical Application

7.2.1 Design Requirements

表 7-1 summarizes the design requirements for 図 7-1.

表 7-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE		
Input voltage range	2.2V to 5.5V		
Output voltage	1.8V		
Output current	200mA		
Output capacitor range	0.7μF to 10μF		
Input/output capacitor ESR range	5mΩ to 500mΩ		

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13

7.2.2 Detailed Design Procedure

7.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LP5907 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

7.2.2.2 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the device, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum allowable power dissipation for the device in a given package can be calculated using 式 1:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$
(1)

The actual power being dissipated in the device can be represented by 式 2:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

These two equations establish the relationship between the maximum power dissipation allowed in regards to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. Use these two equations to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) or excellent package thermal resistance ($R_{\theta JA}$) is present, the maximum ambient temperature (T_{A-MAX}) can be increased.

In applications where high power dissipation or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) can be derated. T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}C$), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the device or package in the application ($R_{B,JA}$), as given by $\vec{\pm}$ 3:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$$
(3)

Alternately, if T_{A-MAX} cannot be derated, the P_D value must be reduced. This reduction can be accomplished by reducing V_{IN} in the $V_{IN}-V_{OUT}$ term as long as the minimum V_{IN} is met, or by reducing the I_{OUT} term, or by some combination of the two.

7.2.2.3 External Capacitors

Like most low-dropout regulators, the LP5907 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7.2.2.4 Input Capacitor

An input capacitor is required for stability. The input capacitor must be at least equal to, or greater than, the output capacitor for good load transient performance. Connect at least a $1\mu F$ capacitor between the LP5907 input pin and ground for stable operation over the full load current range. Basically, having more output capacitance than input is acceptable, as long as the input is at least $1\mu F$.

The input capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor can be used at the input.

注

To provide stable operation, good PCB practices must be used to minimize ground impedance and to keep input inductance low. If these conditions cannot be met, or if long leads are used to connect the battery or other power source to the LP5907, increase the input capacitor to at least 10µF. Also, tantalum capacitors can suffer catastrophic failures resulting from surge current when connected to a low-impedance source of power (such as a battery or a very large capacitor). If a tantalum capacitor is used at the input, verify by the manufacturer that the capacitor has a surge current rating sufficient for the application. The initial tolerance, applied voltage derating, and temperature coefficient must all be considered when selecting the input capacitor to make sure that the actual capacitance is never less than $0.7\mu F$ over the entire operating range.

7.2.2.5 Output Capacitor

The LP5907 is designed specifically to work with a very small ceramic output capacitor, typically $1\mu F$. A ceramic capacitor (dielectric types X5R or X7R) in the $1\mu F$ to $10\mu F$ range, and with ESR between $5m\Omega$ to $500m\Omega$, is suitable in the LP5907 application circuit. For this device, connect the output capacitor between the OUT pin with a good connection back to the GND pin.

Tantalum or film capacitors can also be used at the device output, V_{OUT}, but these are not as attractive for reasons of size and cost (see the *Capacitor Characteristics* section).

The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range of $5m\Omega$ to $500m\Omega$ for stability. Like the input capacitor, the initial tolerance, applied voltage derating, and temperature coefficient must all be considered when selecting the input capacitor to make sure that the actual capacitance is never less than $0.7\mu F$ over the entire operating range.

7.2.2.6 Capacitor Characteristics

The LP5907 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits these components offer. For capacitance values in the range of $1\mu F$ to $10\mu F$, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high-frequency noise. The ESR of a typical $1\mu F$ ceramic capacitor is in the range of $20m\Omega$ to $40m\Omega$, which easily meets the ESR requirement for stability for the LP5907.

A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within $\pm 15\%$ over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the $1\mu F$ to $10\mu F$ range.

Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. Which means that although a tantalum capacitor can possibly be found with an ESR value within the stable range, the capacitor must be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. The ESR of a typical tantalum increases by approximately 2:1 when the temperature goes from 25°C down to –40°C, so some guard band must be allowed.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15



7.2.2.7 Remote Capacitor Operation

The LP5907 requires at least a 1μ F capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor can be located up to 10cm away from the LDO. Which means that there is no need to have a special capacitor close to the output pin if there is already respective capacitors in the system (such as a capacitor at the input of supplied device). The remote capacitor feature helps minimize the number of capacitors in the system.

In general, keep the wiring parasitic inductance at a minimum, which means use traces as wide as possible from the LDO output to the capacitors, thus keeping the LDO output trace layer as close to ground layer as possible and avoiding vias on the path. If vias must be used, use as many vias as possible between the connection layers. Keep parasitic wiring inductance less than 35nH. For applications with fast load transients, use an input capacitor equal to or larger to the sum of the capacitance at the output node for best load transient performance.

7.2.2.8 No-Load Stability

The LP5907 remains stable, and in regulation, with no external load.

7.2.2.9 Enable Control


The LP5907 can be switched on or off by a logic input at the EN pin. A voltage on this pin greater than V_{IH} turns the device on, and a voltage less than V_{IL} turns the device off.

When the EN pin is low, the regulator output is off and the device typically consumes less than 1µA. Additionally, an output pulldown circuit is activated that makes sure any charge stored on C_{OUT} is discharged to ground.

If the application does not require the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on.

An internal $1M\Omega$ pulldown resistor ties the EN input to ground, making sure the device remains off if the EN pin is left open circuit. To provide proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turn-on or turn-off voltage thresholds listed in the *Electrical Characteristics* under V_{IL} and V_{IH} .

7.2.3 Application Curves



7.3 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 2.2V to 5.5V. The input supply must be well regulated and free of spurious noise. To make sure that the LP5907 output voltage is well regulated and dynamic performance is optimum, the input supply must be at least V_{OUT} + 1V. A minimum capacitor value of $1\mu F$ is required to be within 1cm of the IN pin.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

7.4 Layout

7.4.1 Layout Guidelines

The dynamic performance of the LP5907 is dependent on the layout of the PCB. PCB layout practices that are adequate for typical LDOs can degrade the PSRR, noise, or transient performance of the LP5907.

Best performance is achieved by placing C_{IN} and C_{OUT} on the same side of the PCB as the LP5907, and as close to the package as practical. The ground connections for C_{IN} and C_{OUT} must route back to the LP5907 ground pin using as wide and short of a copper trace as practical.

Connections using long trace lengths, narrow trace widths, and connections through vias must be avoided. These connections add parasitic inductances and resistance that results in inferior performance, especially during transient conditions.

7.4.1.1 X2SON Mounting

The X2SON package thermal pad must be soldered to the printed circuit board for proper thermal and mechanical performance. For more information, see the *QFN/SON PCB Attachment* application note.

7.4.1.2 DSBGA Mounting

The DSBGA package requires specific mounting techniques, which are detailed in *AN-1112 DSBGA Wafer Level Chip Scale Package* application note. For best results during assembly, alignment ordinals on the PC board can be used to facilitate placement of the DSBGA device.

7.4.1.3 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light can cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if these sources are situated in proximity to the device. Light with wavelengths in the red and infrared part of the spectrum have the most detrimental effect; thus, the fluorescent lighting used inside most buildings has very little effect on performance.

7.4.2 Layout Examples




図 7-4. SOT-23 Typical Layout






図 7-5. X2SON Typical Layout




図 7-6. DSBGA Typical Layout

8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LP5907 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.1.2 Related Documentation

For related documentation, see the following:

- Texas Instruments, AN-1112 DSBGA Wafer Level Chip Scale Package application note
- Texas Instruments, QFN/SON PCB Attachment application note

8.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

8.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

8.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.6 用語集

テキサス・インスツルメンツ用語集

この用語集には、用語や略語の一覧および定義が記載されています。



9 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision O (June 2020) to Revision P (January 2024)	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
Added YCR to pinout caption of <i>Pin Configuration and Functions</i> section	3
Added YCR column to Thermal Information table	5
Changes from Revision N (April 2018) to Revision O (June 2020)	Page
Changes from Revision N (April 2018) to Revision O (June 2020) • 「アプリケーション」セクションを変更	
	1
• 「アプリケーション」セクションを変更	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated





www.ti.com 3-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5907A28YKMR	ACTIVE	DSBGA	YKM	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 125	Q	Samples
LP5907A33YKMR	ACTIVE	DSBGA	YKM	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 125	N	Samples
LP5907MFX-1.2/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LLTB	Samples
LP5907MFX-1.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LN8B	Samples
LP5907MFX-1.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LLUB	Samples
LP5907MFX-2.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LN7B	Samples
LP5907MFX-2.8/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LLYB	Samples
LP5907MFX-2.85/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LN4B	Samples
LP5907MFX-2.9/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	1E5X	Samples
LP5907MFX-3.0/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LLZB	Samples
LP5907MFX-3.1/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LN5B	Samples
LP5907MFX-3.2/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LN6B	Samples
LP5907MFX-3.3/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LLVB	Samples
LP5907MFX-4.5/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LLXB	Samples
LP5907SNX-1.2/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CF	Samples
LP5907SNX-1.8/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CG	Samples
LP5907SNX-1.9	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	3Z	Samples
LP5907SNX-2.2/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	EP	Samples
LP5907SNX-2.5/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	F9	Samples
LP5907SNX-2.7/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	СН	Samples





3-Nov-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5907SNX-2.75	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HI	Samples
LP5907SNX-2.8/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CI	Samples
LP5907SNX-2.85/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CJ	Samples
LP5907SNX-2.9/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	GV	Samples
LP5907SNX-3.0/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	СК	Samples
LP5907SNX-3.1/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CL	Samples
LP5907SNX-3.2/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CM	Samples
LP5907SNX-3.3/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CN	Samples
LP5907SNX-4.0/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	GU	Samples
LP5907SNX-4.5/NOPB	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	СО	Samples
LP5907UVE-1.2/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	R	Samples
LP5907UVE-1.8/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Samples
LP5907UVE-2.8/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	U	Samples
LP5907UVE-2.85/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	V	Samples
LP5907UVE-3.0/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	В	Samples
LP5907UVE-3.1/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Χ	Samples
LP5907UVE-3.2/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	С	Samples
LP5907UVE-3.3/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
LP5907UVE-4.5/NOPB	ACTIVE	DSBGA	YKE	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Z	Samples
LP5907UVX-1.2/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	R	Samples
LP5907UVX-1.8/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Samples

PACKAGE OPTION ADDENDUM

www.ti.com 3-Nov-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LP5907UVX-2.5/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Е	Samples
LP5907UVX-2.8/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	U	Samples
LP5907UVX-2.85/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	V	Samples
LP5907UVX-3.0/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	В	Samples
LP5907UVX-3.1/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Х	Samples
LP5907UVX-3.2/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	С	Samples
LP5907UVX-3.3/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
LP5907UVX-4.5/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Z	Samples
LP5907UVX19/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	8	Samples
LP5907UVX37/NOPB	ACTIVE	DSBGA	YKE	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	9	Samples
LP5907YKGR-2.8	ACTIVE	DSBGA	YKG	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 125	3	Samples
LP5907YKGR-2.825	ACTIVE	DSBGA	YKG	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 125	5	Samples
LP5907YKGR-2.85	ACTIVE	DSBGA	YKG	4	3000	RoHS & Green	SAC396	Level-1-260C-UNLIM	-40 to 125	Р	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

PACKAGE OPTION ADDENDUM

www.ti.com 3-Nov-2023

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LP5907:

Automotive : LP5907-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 12-May-2024


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5907A28YKMR	DSBGA	YKM	4	3000	178.0	8.4	0.74	0.74	0.54	4.0	8.0	Q1
LP5907A33YKMR	DSBGA	YKM	4	3000	178.0	8.4	0.74	0.74	0.54	4.0	8.0	Q1
LP5907MFX-1.2/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.2/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-1.8/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.8/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.8/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.85/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.85/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.9/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-2.9/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5907MFX-3.0/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.0/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.1/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.1/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.2/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.2/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.3/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-3.3/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-4.5/NOPB	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907MFX-4.5/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LP5907SNX-1.2/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-1.8/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-1.8/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-1.9	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.2/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.5/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.7/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.75	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-2.75	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.8/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.85/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-2.9/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-3.0/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-3.1/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-3.2/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-3.3/NOPB	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
LP5907SNX-3.3/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-4.0/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907SNX-4.5/NOPB	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
LP5907UVE-1.2/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-1.8/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-2.8/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-2.85/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-3.0/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-3.1/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-3.2/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-3.3/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVE-4.5/NOPB	DSBGA	YKE	4	250	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-1.2/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-1.8/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-2.5/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5907UVX-2.8/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-2.85/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-3.0/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-3.1/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-3.2/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-3.3/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX-4.5/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX19/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907UVX37/NOPB	DSBGA	YKE	4	3000	178.0	8.4	0.71	0.71	0.51	2.0	8.0	Q1
LP5907YKGR-2.8	DSBGA	YKG	4	3000	178.0	9.2	0.72	0.72	0.39	4.0	8.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5907A28YKMR	DSBGA	YKM	4	3000	220.0	220.0	35.0
LP5907A33YKMR	DSBGA	YKM	4	3000	220.0	220.0	35.0
LP5907MFX-1.2/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-1.2/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-1.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-1.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-1.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-1.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-2.8/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-2.8/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.85/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.85/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-2.9/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-2.9/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-3.0/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-3.0/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0



PACKAGE MATERIALS INFORMATION


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5907MFX-3.1/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-3.1/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.2/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.2/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-3.3/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-3.3/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907MFX-4.5/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LP5907MFX-4.5/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LP5907SNX-1.2/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-1.8/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-1.8/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-1.9	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.2/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.5/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.7/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.75	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-2.75	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.8/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.85/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-2.9/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-3.0/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-3.1/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-3.2/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-3.3/NOPB	X2SON	DQN	4	3000	184.0	184.0	19.0
LP5907SNX-3.3/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-4.0/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907SNX-4.5/NOPB	X2SON	DQN	4	3000	210.0	185.0	35.0
LP5907UVE-1.2/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-1.8/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-2.8/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-2.85/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-3.0/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-3.1/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-3.2/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-3.3/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVE-4.5/NOPB	DSBGA	YKE	4	250	208.0	191.0	35.0
LP5907UVX-1.2/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-1.8/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-2.5/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-2.8/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-2.85/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-3.0/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-3.1/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5907UVX-3.2/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-3.3/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX-4.5/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX19/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907UVX37/NOPB	DSBGA	YKE	4	3000	208.0	191.0	35.0
LP5907YKGR-2.8	DSBGA	YKG	4	3000	220.0	220.0	35.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





SMALL OUTLINE TRANSISTOR




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- 4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- 5. Shape of exposed side leads may differ.
- 6. Number and location of exposed tie bars may vary.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.








NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.






NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated