



LMG3526R050 JAJSR52 - SEPTEMBER 2023

# LMG3526R050 ドライバと保護機能と温度レポート機能を内蔵、650V、50mΩ の GaN FET

## 1 特長

- ゲート・ドライバ内蔵の 650-V GaN オン Si FET
  - 高精度のゲート・バイアス電圧を内蔵
  - FET ホールド・オフ:200V/ns
  - 3.6-MHz のスイッチング周波数
  - 15V/ns ~ 150V/ns のスルーレートによるスイッチ ング性能の最適化と EMI の軽減
  - 7.5V~18V 電源で動作
- 堅牢な保護
  - サイクル単位の過電流保護と応答時間 100ns 未 満のラッチ付き短絡保護
  - ハード・スイッチング中のサージ耐性:720V
  - 内部過熱および UVLO 監視機能による自己保護
- 高度なパワー・マネージメント
  - デジタル温度 PWM 出力
- 上面から放熱する 12mm × 12mm の VQFN パッケ ージにより、電気的経路と熱的経路を分離することで 電力ループのインダクタンスを最小化
- ソフト・スイッチング・コンバータを容易にするゼロ電圧 検出機能

# 2 アプリケーション

- スイッチ・モード・パワー・コンバータ
- 商用ネットワークとサーバーの PSU (電源)
- 商用テレコム整流器
- ソーラー・インバータと産業用モーター・ドライブ
- 無停電電源

# DRAIN Slew Direct-Drive GaN SOURCE RDR\ IN VDD VNEG OCP, SCP, OTP, UVLO LDO5V TEMP **FAULT** ZVD SOURCE

概略ブロック図

## 3 概要

ドライバと保護機能を内蔵した LMG3526R050 GaN FET は、スイッチ・モード・パワー・コンバータを対象としていま す。このデバイスを使うと、設計者は比類ない電力密度と 効率を実現できます。


LMG3526R050 は、最大 150V/ns のスイッチング速度を 実現できるシリコン・ドライバを内蔵しています。テキサス・ インスツルメンツの統合型高精度ゲート・バイアスは、ディ スクリート・シリコン・ゲート・ドライバと比較して、より広いス イッチング SOA をもたらします。この統合とテキサス・イン スツルメンツの低インダクタンス・パッケージの組み合わせ により、ハード・スイッチング電源トポロジでもノイズの少な いスイッチングとリンギングの最小化を実現できます。調整 可能なゲート・ドライブ強度により、 $15V/ns \sim 150V/ns$  ま でのスルーレートの制御が可能で、EMIのアクティブ制御 とスイッチング性能の最適化に使用できます。

高度な機能として、デジタル温度レポート、障害検出、ゼロ 電圧検出 (ZVD) などがあります。 GaN FET の温度は可 変デューティ・サイクル PWM 出力により通知されます。 報 告されるフォルトには、過熱、過電流、UVLO の監視があ ります。ゼロ電圧検出 (ZVD) 機能は、ゼロ電圧スイッチン グ (ZVS) が実現されたときに、ZVD ピンからのパルス出 力を提供できます。

## パッケージ情報

部品番号	パッケージ <sup>(1)</sup>	パッケージ・サイズ <sup>(2)</sup>
LMG3526R050	RQS (VQFN, 52)	12.00mm × 12.00mm

- (1) 利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



100V/ns を超えるスイッチング性能



# **Table of Contents**

8.3 Feature Description	16
8.4 Start-Up Sequence	27
8.5 Safe Operation Area (SOA)	29
8.6 Device Functional Modes	<mark>2</mark> 9
9 Application and Implementation	30
9.1 Application Information	30
9.2 Typical Application	31
9.3 Do's and Don'ts	35
9.4 Power Supply Recommendations	35
9.5 Layout	37
10 Device and Documentation Support	41
10.1 Documentation Support	41
10.2ドキュメントの更新通知を受け取る方法	41
10.3 サポート・リソース	41
10.4 Trademarks	41
10.5 静電気放電に関する注意事項	41
10.6 Export Control Notice	
10.7 用語集	
	8.4 Start-Up Sequence

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
September 2023	*	Initial Release



# **5 Pin Configuration and Functions**




図 5-1. RQS Package, 52-Pin VQFN (Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
NC1	1, 16	_	Used to anchor QFN package to PCB. Pins must be soldered to PCB landing pads. The PCB landing pads are non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally connected to DRAIN.
DRAIN	2–15	Р	GaN FET drain. Internally connected to NC1.
NC2 $\begin{vmatrix} 17, 27, 43, 47, \\ 52 \end{vmatrix}$ — non-solde		_	Used to anchor QFN package to PCB. Pins must be soldered to PCB landing pads. The PCB landing pads are non-solder mask defined pads and must not be physically connected to any other metal on the PCB. Internally connected to SOURCE and THERMAL PAD.
SOURCE	18–26, 28–39	Р	GaN FET source. Internally connected to NC2 and THERMAL PAD.
VNEG 40, 41		Р	Internal buck-boost converter negative output. Used as the negative supply to turn off the depletion mode GaN FET. Bypass to SOURCE with a 2.2-µF capacitor.
BBSW	42	Р	Internal buck-boost converter switch pin. Connect an inductor from this point to SOURCE.
VDD	44	Р	Device input supply.
IN	45	I	CMOS-compatible non-inverting input used to turn the FET on and off.
FAULT	46	0	Push-pull digital output that asserts low during a fault condition. Refer to Fault Detection for details.
ZVD	48	0	Push-pull digital output that provides zero-voltage detection signal to indicate if device achieves zero-voltage switching in current switching cycle. Refer to セクション 8.3.11 for details.
TEMP	49	0	Push-pull digital output that gives information about the GaN FET temperature. Outputs a fixed 9-kHz pulsed waveform. The device temperature is encoded as the duty cycle of the waveform.
RDRV	50	I	Drive-strength selection pin. Connect a resistor from this pin to SOURCE to set the turn-on drive strength to control slew rate. Tie the pin to SOURCE to enable 150 V/ns and tie the pin to LDO5V to enable 100 V/ns.
LDO5V 51 P		Р	5-V LDO output for external digital isolator. If using this externally, connect a 0.1-μF or greater capacitor to SOURCE.
THERMAL PAD	_	_	Thermal pad. Internally connected to SOURCE and NC2.

(1) I = input, O = output, P = power



# **6 Specifications**

# 6.1 Absolute Maximum Ratings

Unless otherwise noted: voltages are respect to SOURCE connected to reference ground(1)

	-		MIN	MAX	UNIT
V <sub>DS</sub>	Drain-source voltage, FET off			650	V
V <sub>DS(surge)</sub>	Drain-source voltage, FET switc	hing, surge condition <sup>(2)</sup>		720	V
V <sub>DS,tr</sub>	Drain-source transient ringing pe	eak voltage, FET off, surge condition <sup>(3)</sup>		800	V
		$V_{DD}$	-0.3	650 720 800 3 20 3 5.5 6 0.5 1 V <sub>VDD</sub> +0.5 3 20 3 V <sub>LDO5V</sub> +0 .3 3 5.5 44 6 Internally limited 60	V
		LDO5V	-0.3	5.5	V
		VNEG	-16	0.5	V
	Pin voltage	BBSW	V <sub>VNEG</sub> -1	V <sub>VDD</sub> +0.5	V
	- I was to said	IN	-0.3		V
		/FAULT, /OC, TEMP	-0.3	V <sub>LDO5V</sub> +0 .3	V
		RDRV	-0.3	5.5	V
I <sub>D(RMS)</sub>	Drain RMS current, FET on	·		44	Α
I <sub>D(pulse)</sub>	Drain pulsed current, FET on, tp	o < 10 μs <sup>(4)</sup>	-96	•	Α
I <sub>S(pulse)</sub>	Source pulsed current, FET off,	tp < 1 µs		60	Α
T <sub>J</sub>	Operating junction temperature(	5)	-40	150	°C
T <sub>STG</sub>	Storage temperature		-55	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) See セクション 8.3.3 for an explanation of the switching cycle drain-source voltage ratings.
- (3)  $t1 < 200 \text{ ns in } \boxtimes 8-1.$
- (4) The positive pulsed current must remain below the overcurrent threshold to avoid the FET being automatically shut off. The FET drain intrinsic positive pulsed current rating for t<sub>p</sub> < 10 µs is 96 A.
- (5) Refer to the Electrical and Switching Characteristics Tables for junction temperature test conditions.

# 6.2 ESD Ratings

	Lieutiostatio			
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

- JEDEC document JEP157 states that 500-V CDM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Unless otherwise noted: voltages are respect to SOURCE connected to reference ground.

			MIN	NOM	MAX	UNIT
	Supply voltage	VDD (Maximum switching frequency derated for V <sub>VDD</sub> < 9 V)	7.5	12	18	V
	Input voltage	IN	0	5	18	V
I <sub>D(RMS)</sub>	Drain RMS current				32	Α
	Positive source current	LDO5V			25	mA
R <sub>RDRV</sub>	RDRV to SOURCE resistance from external slew	rate control resistor	0		500	kΩ
C <sub>VNEG</sub>	VNEG to SOURCE capacitance from external by	pass capacitor	1		10	μF

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: LMG3526R050



# 6.3 Recommended Operating Conditions (続き)

Unless otherwise noted: voltages are respect to SOURCE connected to reference ground.

		MIN	NOM	MAX	UNIT
L <sub>BBSW</sub> BBSW to SOURCE inductance	from external buck-boost inductor (1)	3	4.7	10	μH

<sup>(1) &</sup>gt; 1-A current rating is recommended.

## 6.4 Thermal Information

		LMG3522R050	
	THERMAL METRIC(1)	RQS (VQFN)	UNIT
		52 PINS	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.68	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

## 6.5 Electrical Characteristics

Unless otherwise noted: voltage, resistance, capacitance, and inductance are in respect to SOURCE connected with reference ground; –40°C ≤ T<sub>J</sub> ≤ 125°C;

 $V_{DS} = 520 \text{ V}$ ; 9 V  $\leq V_{VDD} \leq 18 \text{ V}$ ;  $V_{IN} = 0 \text{ V}$ ; RDRV connected to LDO5V;  $L_{BBSW} = 4.7 \mu H$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
GAN PO	VER TRANSISTOR					
-	D	V <sub>IN</sub> = 5 V, T <sub>J</sub> = 25°C		43	55	mΩ
$R_{DS(on)}$	Drain-source on resistance	V <sub>IN</sub> = 5 V, T <sub>J</sub> = 125°C		73		mΩ
	Third-quadrant mode source-drain	I <sub>S</sub> = 0.1 A		3.8		V
$V_{SD}$	voltage	I <sub>S</sub> = 15 A	3	5.3		V
	Drain lockers surrent	V <sub>DS</sub> = 600 V, T <sub>J</sub> = 25°C		1		μA
I <sub>DSS</sub>	Drain leakage current	V <sub>DS</sub> = 600 V, T <sub>J</sub> = 125°C		7		μA
Coss	Output capacitance	V <sub>DS</sub> = 400 V		148		pF
C <sub>O(er)</sub>	Energy related effective output capacitance			185		pF
C <sub>O(tr)</sub>	Time related effective output capacitance	V <sub>DS</sub> = 0 V to 400 V		260		pF
Q <sub>OSS</sub>	Output charge			100		nC
Q <sub>RR</sub>	Reverse recovery charge			0		nC
VDD - SU	PPLY CURRENTS		1		•	
	V <sub>DD</sub> quiescent current	V <sub>VDD</sub> = 12 V, V <sub>IN</sub> = 0 V or 5 V		700	1200	μA
	V <sub>DD</sub> operating current	V <sub>VDD</sub> = 12 V, f <sub>IN</sub> = 140 kHz, soft- switching		9.7	11	mA
виск во	OOST CONVERTER		1			
	VNEG output voltage	VNEG sinking 50 mA		-14		V
I <sub>BBSW,PK(I</sub> ow)	Peak BBSW sourcing current at low peak current mode setting (peak external buck-boost inductor current)		0.3	0.4	0.5	А
I <sub>BBSW,PK(</sub>	Peak BBSW sourcing current at low peak current mode setting (peak external buck-boost inductor current)		0.8	1	1.2	Α
	High peak current mode setting enable – IN positive-going threshold frequency		280	420	515	kHz

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



# 6.5 Electrical Characteristics (続き)

Unless otherwise noted: voltage, resistance, capacitance, and inductance are in respect to SOURCE connected with reference ground;  $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$ ;  $\text{V}_{\text{DS}} = 520 \text{ V}$ ;  $9 \text{ V} \leq \text{V}_{\text{VDD}} \leq 18 \text{ V}$ ;  $\text{V}_{\text{IN}} = 0 \text{ V}$ ; RDRV connected to LDO5V;  $\text{L}_{\text{BBSW}} = 4.7 \text{ }\mu\text{H}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LDO5V						
	Output voltage	LDO5V sourcing 25 mA	4.75	5	5.25	V
	Short-circuit current		25	50	100	mA
IN						
V <sub>IN,IT+</sub>	Positive-going input threshold voltage		1.7	1.9	2.45	V
V <sub>IN,IT-</sub>	Negative-going input threshold voltage		0.7	1	1.3	V
•	Input threshold hysteresis		0.7	0.9	1.3	V
	Input pull-down resistance	V <sub>IN</sub> = 2 V	100	150	200	kΩ
FAULT, O	C/ZVD, TEMP - OUTPUT DRIVE					
<u> </u>	Low-level output voltage	Output sinking 8 mA		0.16	0.4	V
	High-level output voltage	Output sourcing 8 mA, Measured as V <sub>LDO5V</sub> – V <sub>O</sub>		0.2	0.45	V
VDD, VNI	EG - UNDERVOLTAGE LOCKOUT				I.	
V <sub>VDD,IT+</sub>	VDD UVLO – positive-going threshold voltage		6.4	7	7.6	V
,	VDD UVLO – negative-going threshold voltage		6	6.5	5 5.25 50 100 .9 2.45 1 1.3 .9 1.3 50 200 .6 0.4 .2 0.45 .5 7.1 .0 -12.3 .7 7.6 .5 7.1 .0 -12.1	V
	VDD UVLO – input threshold voltage hysteresis			510		mV
	VNEG UVLO – negative-going threshold voltage		-13.6	-13.0	-12.3	V
	VNEG UVLO – positive-going threshold voltage		-13.3	-12.75	-12.1	V
GATE DR	RIVER					
		From $V_{DS}$ < 320 V to $V_{DS}$ < 80 V, RDRV disconnected from LDO5V, $R_{RDRV}$ = 300 k $\Omega$ , $T_{J}$ = 25°C, $V_{BUS}$ = 400 V, $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1		15		V/ns
	Turn-on slew rate	From $V_{DS}$ < 320 V to $V_{DS}$ < 80 V, RDRV tied to LDO5V, $T_J$ = 25°C, $V_{BUS}$ = 400 V, $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1		100		V/ns
		From $V_{DS}$ < 320 V to $V_{DS}$ < 80 V, RDRV disconnected from LDO5V, $R_{RDRV}$ = 0 $\Omega$ , $T_{J}$ = 25°C, $V_{BUS}$ = 400 V, $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1		150		V/ns
	Maximum GaN FET switching frequency	V <sub>NEG</sub> rising to > –13.25 V, soft-switched, maximum switching frequency derated for V <sub>VDD</sub> < 9 V	3.6			MHz
FAULTS						
I <sub>T(OC)</sub>	DRAIN overcurrent fault – threshold current		45	55	65	Α
I <sub>T(SC)</sub>	DRAIN short-circuit fault – threshold current		65	80	95	Α
di/dt <sub>T(SC)</sub>	di/dt threshold between overcurrent and short-circuit faults		150			A/µs
	GaN temperature fault – postive-going threshold temperature			175		°C



# 6.5 Electrical Characteristics (続き)

Unless otherwise noted: voltage, resistance, capacitance, and inductance are in respect to SOURCE connected with reference ground;  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ;

 $V_{DS}$  = 520 V; 9 V  $\leq$   $V_{VDD}$   $\leq$  18 V;  $V_{IN}$  = 0 V; RDRV connected to LDO5V;  $L_{BBSW}$  = 4.7  $\mu$ H

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	GaN temperature fault – threshold temperature hysteresis			30		
	Driver temperature fault – positive-going threshold temperature			185		°C
	Driver temperature fault – threshold temperature hysteresis			20		
TEMP					<u>'</u>	
	Output frequency		4.5	9	14	kHz
		GaN T <sub>J</sub> = 150°C		82%		
	Output PWM duty cycle	GaN T <sub>J</sub> = 125°C	58.5%	64.6%	70%	
	Output FWW duty cycle	GaN T <sub>J</sub> = 85°C	36.2%	40%	43.7%	
		GaN T <sub>J</sub> = 25°C	0.3%	3%	6%	
IDEAL-	DIODE MODE CONTROL				<u>.</u>	
V <sub>T(3rd)</sub>	Drain-source third-quadrant detection – threshold voltage		-0.15	0	0.15	V
	Drain zero-current detection – input	0°C ≤ T <sub>J</sub> ≤ 125°C	-0.2	0	0.2	Α
I <sub>T(ZC)</sub>	threshold current	-40°C ≤ T <sub>J</sub> ≤ 0°C	-0.35	0	0.35	Α

# **6.6 Switching Characteristics**

Unless otherwise noted: voltage, resistance, capacitance, and inductance are respect to SOURCE connected with reference ground;  $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ;  $9 \text{ V} \le \text{V}_{\text{VDD}} \le 18 \text{ V}$ ;  $\text{V}_{\text{IN}} = 0 \text{ V}$ ; RDRV connected to LDO5V;  $\text{L}_{\text{BBSW}} = 4.7 \ \mu\text{H}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCH	HING TIMES					
t <sub>d(on)</sub> (Idrain)	Drain-current turn-on delay time	From $V_{IN} > V_{IN,IT+}$ to $I_D > 1$ A, $V_{BUS} = 400$ V, $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1 and $\boxtimes$ 7-2		28	40	ns
t <sub>d(on)</sub>	Turn-on delay time	From $V_{IN} > V_{IN,IT+}$ to $V_{DS} < 320$ V, $V_{BUS} = 400$ V, $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1 and $\boxtimes$ 7-2		37	45	ns
t <sub>r(on)</sub>	Turn-on rise time	From V <sub>DS</sub> < 320 V to V <sub>DS</sub> < 80 V, V <sub>BUS</sub> = 400 V, L <sub>HB</sub> current = 10 A, see $\boxtimes$ 7-1 and $\boxtimes$ 7-2		2.5	4	ns
t <sub>d(off)</sub>	Turn-off delay time	From $V_{IN} < V_{IN ,IT-}$ to $V_{DS} > 80 \text{ V}$ , $V_{BUS} = 400 \text{ V}$ , $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1 and $\boxtimes$ 7-2		44	60	ns
t <sub>f(off)</sub>	Turn-off fall time <sup>(1)</sup>	From $V_{DS}$ > 80 V to $V_{DS}$ > 320 V, $V_{BUS}$ = 400 V, $L_{HB}$ current = 10 A, see $\boxtimes$ 7-1 and $\boxtimes$ 7-2			15	ns
	Minimum IN high pulse-width for FET turn-on	$V_{IN}$ rise/fall times < 1 ns, $V_{DS}$ falls to < 200 V, $V_{BUS}$ = 400 V, $L_{HB}$ current = 10 A, see $\boxed{2}$ 7-1			24	ns
STARTI	JP TIMES				·	
t <sub>(start)</sub>	Driver start-up time	From $V_{VDD}$ > $V_{VDD,T+}$ $(UVLO)$ to FAULT high, $C_{LDO5V}$ = 100 nF, $C_{VNEG}$ = 2.2 $\mu$ F at 0-V bias linearly decreasing to 1.5 $\mu$ F at 15-V bias			470	μs
FAULT	TIMES					

資料に関するフィードバック(ご意見やお問い合わせ)を送信




Unless otherwise noted: voltage, resistance, capacitance, and inductance are respect to SOURCE connected with reference ground;  $-40^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$ ;  $9 \text{ V} \le V_{VDD} \le 18 \text{ V}$ ;  $V_{IN}$  = 0 V; RDRV connected to LDO5V;  $L_{BBSW}$  = 4.7  $\mu\text{H}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{off(OC)}}$	Overcurrent fault FET turn-off time, FET on before overcurrent	$V_{IN}$ = 5 V, From $I_D$ > $I_{T(OC)}$ to $I_D$ < 50 A, $I_D$ di/dt = 100 A/ $\mu$ s		110	170	ns
t <sub>off(SC)</sub>	Short-circuit current fault FET turn-off time, FET on before short circuit	$V_{IN}$ = 5 V, From $I_D$ > $I_{T(SC)}$ to $I_D$ < 50 A, $I_D$ di/dt = 700 A/ $\mu$ s		55	100	ns
	Overcurrent fault FET turn-off time, FET turning on into overcurrent	From $I_D > I_{T(OC)}$ to $I_D < 50$ A		200	250	ns
	Short-circuit fault FET turn-off time, FET turning on into short circuit	From $I_D > I_{T(SC)}$ to $I_D < 50$ A		115	180	ns
	IN reset time to clear FAULT latch	From V <sub>IN</sub> < V <sub>IN,IT</sub> to FAULT high	250	380	580	μs
t <sub>(window)</sub>	Overcurrent fault to short-circuit fault window time			50		ns
IDEAL-D	IODE MODE CONTROL TIMES					
	Ideal-diode mode FET turn-on time	V <sub>DS</sub> < V <sub>T(3rd)</sub> to FET turn-on, V <sub>DS</sub> being discharged by half-bridge configuration inductor at 5 A		50	75	ns
	Ideal-diode mode FET turn-off time	$I_D > I_{T(ZC)}$ to FET turn-off, $I_D$ di/dt = 100 A/ $\mu$ s created with a half-bridge configuration		55	76	ns
	Overtemperature-shutdown ideal-diode mode IN falling blanking time		150	230	360	ns
ZERO V	OLTAGE DETECTION TIMES					
t <sub>WD_ZVD</sub>	ZVD Pulse Width	See 図 7-3	75	100	140	ns
t <sub>DL_ZVD</sub>	Time delay between IN rise to ZVD pulse's rising edge	See ☑ 7-3		15	30	ns
t <sub>3rd_ZVD</sub>	3rd quadrant conduction time when the ZVD pulse starts to appear	V <sub>bus</sub> = 10 V, I <sub>L</sub> = 5 A, R <sub>drv</sub> = 5 V, measure the 3rd quadrant conduction time when the ZVD pulse starts to appear. See ⊠ 7-3		42	56	ns

<sup>(1)</sup> During turn off,  $V_{DS}$  rise time is the result of the resonance of  $C_{OSS}$  and loop inductance, as well as load current.




# 6.7 Typical Characteristics





# 6.7 Typical Characteristics (continued)



# 7 Parameter Measurement Information

# 7.1 Switching Parameters

circulate the inductor current and functions in third-quadrant mode only. The bottom device is the active device that turns on to increase the inductor current to the desired test current. The bottom device is then turned off and on to create switching waveforms at a specific inductor current. Both the drain current (at the source) and the drain-source voltage is measured. Z 7-2 shows the specific timing measurement. TI recommends to use the half-bridge as a double pulse tester. Excessive third-quadrant operation can overheat the top device.




図 7-1. Circuit Used to Determine Switching Parameters

11

Product Folder Links: LMG3526R050






図 7-2. Measurement to Determine Propagation Delays and Slew Rates

#### 7.1.1 Turn-On Times

The turn-on transition has three timing components: drain-current turn-on delay time, turn-on delay time, and turn-on rise time. The drain-current turn-on delay time is from when IN goes high to when the GaN FET drain-current reaches 1 A. The turn-on delay time is from when IN goes high to when the drain-source voltage falls 20% below the bus voltage. Finally, the turn-on rise time is from when drain-source voltage falls 20% below the bus voltage to when the drain-source voltage falls 80% below the bus voltage. Note that the turn-on rise time is the same as the  $V_{DS}$  80% to 20% fall time. All three turn-on timing components are a function of the RDRV pin setting.

#### 7.1.2 Turn-Off Times

The turn-off transition has two timing components: turn-off delay time, and turn-off fall time. The turn-off delay time is from when IN goes low to when the drain-source voltage rises to 20% of the bus voltage. The turn-off fall time is from when the drain-source voltage rises to 20% of the bus voltage to when the drain-source voltage rises to 80% of the bus voltage. Note that the turn-off fall time is the same as the  $V_{DS}$  20% to 80% rise time. The turn-off timing components are independent of the RDRV pin setting, but heavily dependent on the  $L_{HB}$  load current.

#### 7.1.3 Drain-Source Turn-On Slew Rate

The drain-source turn-on slew rate, measured in volts per nanosecond, is the inverse of the turn-on rise time or equivalently the inverse of the  $V_{DS}$  80% to 20% fall time. The RDRV pin is used to program the slew rate.

# 7.1.4 Zero-Voltage Detection Times

ZVD Timing Specifications defines the switching timings related to the zero-voltage detection block, and the device's drain-to-source voltage, IN pin signal, and ZVD output signals are demonstrated. When the device achieves ZVS, the ZVD pin outputs a pulse-signal with width  $T_{WD\_ZVD}$ , and the delay time in between IN pin's rising edge and ZVD pulse's rising edge is defined as  $T_{DL\_ZVD}$ . A certain third quadrant conduction time is required to allow the device detecting a zero-voltage switching, and  $T_{3rd\_ZVD}$  indicates this timing.






図 7-3. ZVD Timing Specifications

13

Product Folder Links: LMG3526R050



# 8 Detailed Description

## 8.1 Overview

The LMG3526R050 is a high-performance power GaN device with integrated gate driver. The GaN device offers zero reverse recovery and ultra-low output capacitance, which enables high efficiency in bridge-based topologies. Direct-drive architecture is applied to control the GaN device directly by the integrated gate driver. This architecture provides superior switching performance compared to the traditional cascode approach and helps solve a number of challenges in GaN applications.


The integrated driver ensures the device stays off for high drain slew rates. The integrated driver also protects the GaN device from overcurrent, short-circuit, undervoltage, and overtemperature. Refer to *Fault Detection* for more details. The integrated driver is also able to sense the die temperature and send out the temperature signal through a modulated PWM signal. Beyond this, LMG3526R050 offers a zero-voltage detection feature that can identify if the device achieves ZVS in the switching cycle, and then output a pulse signal from ZVD pin if so.

Unlike Si MOSFETs, GaN devices do not have a p-n junction from source to drain and thus have no reverse recovery charge. However, GaN devices still conduct from source to drain similar to a p-n junction body diode, but with higher voltage drop and higher conduction loss. Therefore, source-to-drain conduction time must be minimized while the LMG3526R050 GaN FET is turned off.

Product Folder Links: LMG3526R050



# 8.2 Functional Block Diagram



English Data Sheet: SLUSFE3



## 8.3 Feature Description

The LMG3526R050 includes advanced features to provide superior switching performance and converter efficiency.

#### 8.3.1 GaN FET Operation Definitions

For the purposes of this data sheet, the following terms are defined below. The SOURCE pin is assumed to be at 0 V for these definitions.

First-Quadrant Current = Positive current flowing internally from the DRAIN pin to the SOURCE pin.

Third-Quadrant Current = Positive current flowing internally from the SOURCE pin to the DRAIN pin.

First-Quadrant Voltage = Drain pin voltage - Source pin voltage = Drain pin voltage

Third-Quadrant Voltage = SOURCE pin voltage - DRAIN pin voltage = -DRAIN pin voltage

**FET On-State** = FET channel is at rated  $R_{DS(on)}$ . Both first-quadrant current and third-quadrant current can flow at rated  $R_{DS(on)}$ .

For LMG3526R050 in **On-State**, GaN FET internal gate voltage is held at the SOURCE pin voltage to achieve rated  $R_{DS(on)}$ . The GaN FET channel is at rated  $R_{DS(on)}$  with  $V_{GS}$  = 0 V because the LMG3526R050 GaN FET is a depletion mode FET.

**FET Off-State** = FET channel is fully off for positive first-quadrant voltage. No first-quadrant current can flow. While first-quadrant current cannot flow in the FET Off-State, third-quadrant current still flows if the DRAIN voltage is taken sufficiently negative (positive third-quadrant voltage). For devices with an intrinsic p-n junction body diode, current flow begins when the DRAIN voltage drops enough to forward bias the p-n junction.

GaN FETS do not have an intrinsic p-n junction body diode. Instead, current flows because the GaN FET channel turns back on. In this case, the DRAIN pin becomes the electrical source and the SOURCE pin becomes the electrical drain. To enhance the channel in third-quadrant, the DRAIN (electrical source) voltage must be taken sufficiently low to establish a  $V_{\rm GS}$  voltage greater than the GaN FET threshold voltage. The GaN FET channel is operating in saturation and only turns on enough to support the third-quadrant current as its saturated current.

For LMG3526R050 in **Off-State**, GaN FET internal gate voltage is held at the VNEG pin voltage to block all first-quadrant current. The VNEG voltage is lower than the GaN FET negative threshold voltage to cut off the channel.

To enhance the channel in off-state third quadrant, the LMG3526R050 DRAIN (electrical source) voltage must be taken sufficiently close to VNEG to establish a  $V_{\rm GS}$  voltage greater than the GaN FET threshold voltage. Again, because the LMG3526R050 GaN FET is a depletion mode FET with a negative threshold voltage, this means the GaN FET turns on with DRAIN (electrical source) voltage between 0 V and VNEG. The typical off-state third-quadrant voltage is 5.3 V for third-quadrant current at 15 A. Thus, the off-state third-quadrant losses for the LMG3526R050 are significantly higher than a comparable power device with an intrinsic p-n junction body diode.

#### 8.3.2 Direct-Drive GaN Architecture

The LMG3526R050 uses a series Si FET to ensure the power IC stays off when VDD bias power is not applied. When the VDD bias power is off, the series Si FET is interconnected with the GaN device in a cascode mode, which is shown in the *Functional Block Diagram*. The gate of the GaN device is held within a volt of the series Si FET's source. When a high voltage is applied on the drain and the silicon FET blocks the drain voltage, the  $V_{GS}$  of the GaN device decreases until the GaN device passes the threshold voltage. Then, the GaN device is turned off and blocks the remaining major part of drain voltage. There is an internal clamp to make sure that the  $V_{DS}$  of the Si FET does not exceed its maximum rating. This feature avoids the avalanche of the series Si FET when there is no bias power.

かせ) を送信 Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *LMG3526R050* 

When LMG3526R050 is powered up with VDD bias power, the internal buck-boost converter generates a negative voltage (V<sub>VNFG</sub>) that is sufficient to directly turn off the GaN device. In this case, the series Si FET is held on and the GaN device is gated directly with the negative voltage.

Comparing with traditional cascode drive GaN architecture, where the GaN gate is grounded and the Si MOSFET gate is being driven to control the GaN device, direct-drive configuration has multiple advantages. First, as the Si MOSFET does need to switch in every switching cycle, GaN gate-to-source charge (QGS) is lower and there's no Si MOSFET reverse-recovery related losses. Second, the voltage distribution between the GaN and Si MOSFET in off-mode in a cascode configuration can cause the MOSFET to avalanche due to high GaN drain-to-source capacitance (CDS). Finally, the switching slew rate in direct-drive configuration can be controlled while cascode drive cannot. More information about the direct-drive GaN architecture can be found in Directdrive configuration for GaN devices.

#### 8.3.3 Drain-Source Voltage Capability

Due to the silicon FET's long reign as the dominant power-switch technology, many designers are unaware that the headline drain-source voltage cannot be used as an equivalent point to compare devices across technologies. The headline drain-source voltage of a silicon FET is set by the avalanche breakdown voltage. The headline drain-source voltage of a GaN FET is set by the long term reliability with respect to data sheet specifications.

Exceeding the headline drain-source voltage of a silicon FET can lead to immediate and permanent damage. Meanwhile, the breakdown voltage of a GaN FET is much higher than the headline drain-source voltage. For example, the breakdown voltage of the LMG3526R050 is more than 800 V.

A silicon FET is usually the weakest link in a power application during an input voltage surge. Surge protection circuits must be carefully designed to ensure the silicon FET avalanche capability is not exceeded because it is not feasible to clamp the surge below the silicon FET breakdown voltage. Meanwhile, it is easy to clamp the surge voltage below a GaN FET breakdown voltage. In fact, a GaN FET can continue switching during the surge event which means output power is safe from interruption.

The LMG3526R050 drain-source capability is explained with the assistance of 🗵 8-1. The figure shows the drain-source voltage versus time for a GaN FET for a single switch cycle in a switching application. No claim is made about the switching frequency or duty cycle.




図 8-1. Drain-Source Voltage Switching Cycle

The waveform starts before  $t_0$  with the FET in the on state. At  $t_0$  the GaN FET turns off and parasitic elements cause the drain-source voltage to ring at a high frequency. The peak ring voltage is designated V<sub>DS(tr)</sub>. The high frequency ringing has damped out by t<sub>1</sub>. Between t<sub>1</sub> and t<sub>2</sub> the FET drain-source voltage is set by the characteristic response of the switching application. The characteristic is shown as a flat line, but other responses are possible. The voltage between  $t_1$  and  $t_2$  is designated  $V_{DS(off)}$ . At  $t_2$  the GaN FET is turned on at a non-zero drain-source voltage. The drain-source voltage at t<sub>2</sub> is designated V<sub>DS(switching)</sub>. Unique V<sub>DS(tr)</sub>, V<sub>DS(off)</sub> and V<sub>DS(switching)</sub> parameters are shown because each can contribute to stress over the lifetime of the GaN FET.

資料に関するフィードバック(ご意見やお問い合わせ)を送信



The LMG3526R050 drain-source surge voltage capability is seen with the absolute maximum ratings  $V_{DS(tr)(surge)}$  and  $V_{DS(surge)}$  in the *Specifications* where  $V_{DS(tr)(surge)}$  maps to  $V_{DS(tr)}$  in  $\boxtimes$  8-1 and  $V_{DS(surge)}$  maps to both  $V_{DS(off)}$  and  $V_{DS(switching)}$  in  $\boxtimes$  8-1. More information about the surge capability of TI GaN FETs is found in *A New Approach to Validate GaN FET Reliability to Power-line Surges Under Use-conditions*.

#### 8.3.4 Internal Buck-Boost DC-DC Converter

An internal inverting buck-boost converter generates a regulated negative rail for the turn-off supply of the GaN device. The buck-boost converter is controlled by a peak current mode, hysteretic controller. In normal operation, the converter remains in discontinuous-conduction mode, but can enter continuous-conduction mode during start-up. The converter is controlled internally and requires only a single surface-mount inductor and output bypass capacitor. Typically, the converter is designed to use a 4.7-µH inductor and a 2.2-µF output capacitor.

The buck-boost converter uses a peak current hysteretic control. As shown in ⋈ 8-2, the inductor current increases at the beginning of a switching cycle until the inductor reaches the peak current limit. Then the inductor current goes down to zero. The idle time between each current pulse is determined automatically by the buck-boost controller, and can be reduced to zero. Therefore, the maximum output current happens when the idle time is zero, and is decided by the peak current but to a first order is independent of the inductor value. However, the peak output current the buck-boost can deliver to the −14-V rail is proportional to the VDD input voltage. Therefore, the maximum switching frequency of the GaN that the buck-boost can support varies with VDD voltage and is only specified for operation up to 3.6 MHz for VDD voltages above 9 V.




図 8-2. Buck-Boost Converter Inductor Current

The LMG3526R050 supports the GaN operation up to 3.6 MHz. As power consumption is very different in a wide switching frequency range enabled by the GaN device, two peak current limits are used to control the buck-boost converter. The two ranges are separated by IN positive-going threshold frequency. As shown in 8-3, when switching frequency is in the lower range, the peak current is initially set to the lower value IBBSW,M(low) (typically 0.4 A). When switching frequency is in the higher range, the peak current is raised to the higher value IBBSW,M(high) (typically 1 A) and requires a larger inductor. There is a filter on this frequency detection logic, therefore the LMG3526R050 requires five consecutive cycles at the higher frequency before it is set to the higher buck-boost peak current limit. The current limit does not go down again until power off after the higher limit is set. Even if the switching frequency returns to the lower range, the current limit does not decrease to the lower limit.




図 8-3. Buck-Boost Converter Peak Current

As the peak current of the buck-boost is subject to two different peak current limits which are 0.4 A and 1 A for low and high frequency operation (see *Internal Buck-Boost DC-DC Converter*), so the inductor must have a saturation current well above the rated peak current limit. After the higher limit is established by switching at a higher frequency, the current limit does not go back to the lower level even when GaN device is then switched at a lower frequency. Therefore, selecting an inductor according to the higher 1-A limit is recommended.

#### 8.3.5 VDD Bias Supply

Wide VDD voltage ranges from 7.5 V to 18 V are supported by internal regulators which supply the bias supplies needed for the internal circuits to function. TI recommends to use a 12-V unregulated power supply vDD.

## 8.3.6 Auxiliary LDO

There is a 5-V voltage regulator inside the part used to supply external loads, such as digital isolators for the high-side drive signal. The digital outputs of the part use this rail as their supply. No capacitor is required for stability, but transient response is poor if no external capacitor is provided. If the application uses this rail to supply external circuits, TI recommends to have a capacitor of at least 0.1 µF for improved transient response. A larger capacitor can be used for further transient response improvement. The decoupling capacitor used here must be a low-ESR ceramic type. Capacitances above 0.47 µF will slow down the start-up time of the LMG3526R050 due to the ramp-up time of the 5-V rail.

# 8.3.7 Fault Detection

The GaN power IC integrates overcurrent protection (OCP), short-circuit protection (SCP), overtemperature protection (OTP), and undervoltage lockout (UVLO).

#### 8.3.7.1 Overcurrent Protection and Short-Circuit Protection

There are two types of current faults which can be detected by the driver: overcurrent fault and short-circuit fault.

The overcurrent protection (OCP) circuit monitors drain current and compares that current signal with an internally set limit  $I_{T(OC)}$ . Upon detection of the overcurrent, the LMG3526R050 conducts cycle-by-cycle overcurrent protection as shown in  $\boxtimes$  8-4. In this mode, the GaN device is shut off and the FAULT pin is pulled low when the drain current crosses the  $I_{T(OC)}$  plus a delay  $t_{off(OC)}$ , but the overcurrent signal clears after the IN pin signal goes low. In the next cycle, the GaN device can turn on as normal. The cycle-by-cycle function can be used in cases where steady-state operation current is below the OCP level but transient response can still reach



current limit, while the circuit operation cannot be paused. The cycle-by-cycle function also prevents the GaN device from overheating by overcurrent induced conduction losses.

The short-circuit protection (SCP) monitors the drain current and triggers if the di/dt of the current exceeds a threshold di/dt T(SC) as the current crosses between the OC and SC thresholds. It performs this di/dt detection by delaying the OC detection signal by an amount  $T_{OC,window}$  and using a higher current SC detection threshold. If the delayed OC occurs before the non-delayed SC, the di/dt is below the threshold and an OC is triggered. If the SC is detected first, the di/dt is fast enough and the SC is detected as shown in 28. This extremely high di/dt current would typically be caused by a short of the output of the half-bridge and can be damaging for the GaN to continue to operate in that condition. Therefore, if a short-circuit fault is detected, the GaN device is turned off with an intentionally slowed driver so that a lower overshoot voltage and ringing can be achieved during the turn-off event. This fast response circuit helps protect the GaN device even under a hard short-circuit condition. In this protection, the GaN device is shut off and held off until the fault is reset by either holding the IN pin low for a period of time defined in the *Specifications* or removing power from VDD.

During OCP or SCP in a half bridge, after the current reaches the upper limit and the device is turned off by protection, the PWM input of the device could still be high and the PWM input of the complementary device could still be low. In this case, the load current can flow through the third quadrant of the complementary device with no synchronous rectification. The high negative  $V_{DS}$  of the GaN device (–3 V to –5 V) from drain to source could lead to high third-quadrant loss, similar to dead-time loss but for a longer time.

For safety considerations, OCP allows cycle-by-cycle operation while SCP latches the device until reset.




図 8-4. Cycle-by-Cycle OCP Operation




図 8-5. Overcurrent Detection vs Short-Circuit Detection

#### 8.3.7.2 Overtemperature Shutdown

The LMG3526R050 implements two overtemperature-shutdown (OTSD) functions, the GaN OTSD and the Driver OTSD. Two OTSD functions are needed to maximize device protection by sensing different locations in the device and protecting against different thermal-fault scenarios.

The GaN OTSD senses the GaN FET temperature. The GaN FET can overheat from both first-quadrant current and third-quadrant current. As explained in *GaN FET Operation Definitions*, a FET can prevent first-quadrant current by going into the off-state but is unable to prevent third-quadrant current. FET third-quadrant losses are a function of the FET technology, current magnitude, and if the FET is operating in the on-state or off-state. As explained in *GaN FET Operation Definitions*, the LMG3526R050 has much higher GaN FET third-quadrant losses in the off-state.

When the GaN FET is too hot, the best protection is to turn off the GaN FET when first-quadrant current tries to flow and turn on the GaN FET when third-quadrant current is flowing. This type of FET control is known as ideal-diode mode (IDM). When the GaN OTSD trip point is exceeded, the GaN OTSD puts the GaN FET into overtemperature-shutdown ideal-diode mode (OTSD-IDM) operation to achieve this optimum protection. OTSD-IDM is explained in \$\frac{\tau\emplosup\_{\sum}\circ}{2\sum\_{\sum}\circ} \circ\_{\sum}\

The Driver OTSD senses the integrated driver temperature and trips at a higher temperature compared to the GaN OTSD. This second OTSD function exists to protect the LMG3526R050 from driver thermal-fault events while allowing sufficient temperature difference for OTSD-IDM to operate. These driver thermal events include shorts on the LDO5V, BBSW, and VNEG device pins. When the Driver OTSD trip point is exceeded, the Driver OTSD shuts off the LDO5V regulator, the VNEG buck-boost converter, and the GaN FET. Note that OTSD-IDM



does not function in Driver OTSD. This is why the Driver OTSD must trip higher than the GaN OTSD function. Otherwise, GaN FET third-guadrant overheating cannot be addressed.

Besides the temperature difference in the GaN OTSD and Driver OTSD trip points, further temperature separation is obtained due to the thermal gradient difference between the GaN OTSD and Driver OTSD sense points. The GaN OTSD sensor is typically at least 20°C hotter than the driver OTSD sensor when the device is in GaN OTSD due to GaN FET power dissipation.

The FAULT pin is asserted for either or both the GaN OTSD state and the Driver OTSD state. FAULT de-asserts and the device automatically returns to normal operation after both the GaN OTSD and Driver OTSD fall below their negative-going trip points. During cool down, when the device exits the Driver OTSD state but is still in the GaN OTSD state, the device automatically resumes OTSD-IDM operation.

#### 8.3.7.3 UVLO Protection

The LMG3526R050 supports a wide range of VDD voltages. However, when the device is below UVLO threshold, the GaN device stops switching and is held off. The FAULT pin is pulled low as an indication of UVLO. The LDO and buck-boost are turned on by the rising-edge of the VIN UVLO and shuts off around 5 V to 6 V.

## 8.3.7.4 Fault Reporting

The FAULT output is push-pull output indicating the readiness and fault status of the driver. This pin is logic high in normal operation.

FAULT is held low when starting up until the series Si FET is turned on. During operation, if the power supplies go below the UVLO thresholds or the device temperature go above the OT thresholds, power device is disabled and FAULT is held low until a fault condition is no longer detected. If RDRV is open, FAULT is also held low. In a short-circuit or overtemperature fault condition, FAULT is held low until the fault latches are reset or fault is cleared. The FAULT pin is also held low if there is a cycle-by-cycle overcurrent fault, and gets reset when IN pin goes high. Please note: internal protection happens regardless of the connection of the pin outputs, which means that the protection features continue to operate even if fault reporting is ignored.

## 8.3.8 Drive-Strength Adjustment

The LMG3526R050 allows users to adjust the drive strength of the device and obtain a desired slew rate, which provides flexibility when optimizing switching losses and noise coupling.

To adjust drive strength, a resistor can be placed between the RDRV pin and SOURCE pin. The resistance determines the slew rate of the device, from 15 V/ns to 150 V/ns, during turn-on. On the other hand, there are two dv/dt values that can be selected without the resistor: shorting the RDRV pin to ground sets the slew rate to 150 V/ns, and shorting the RDRV pin to LDO5V sets the slew rate to 100 V/ns. The device detects the short to LDO5V one time at power up. Once the short to LDO5V condition is detected, the device no longer monitors the RDRV pin. Otherwise, the RDRV pin is continuously monitored and the dv/dt setting can be changed by modulating the resistance during device operation. The modulation must be fairly slow since there is significant internal filtering to reject switching noise.

注

Product Folder Links: LMG3526R050

Copyright © 2023 Texas Instruments Incorporated

#### 8.3.9 Temperature-Sensing Output

The integrated driver senses the GaN die temperature and outputs the information through a modulated PWM signal on the TEMP pin. The typical PWM frequency is 9 kHz with the same refresh rate. The minimum PWM pulse width is around 30 ns, which can be observed at temperature below 25°C. The target temperature range is from 25°C to 150°C, and the corresponding PWM duty cycle is typically from 3% to 82%.  $\pm$ 1 can be used to calculate the typical junction temperature  $T_{J,typ}$  in °C from the duty cycle  $D_{TEMP}$ :

$$T_{J,tvp}$$
 (°C) = 162.3 \*  $D_{TEMP}$  + 20.1 (1)

The tolerances of typical measurement are listed in 表 8-1.

表 8-1. Typical Junction Temperature Measurement Based on TEMP Signal and Tolerance

Typical T <sub>J</sub> Measurement Based on TEMP Signal (°C)	25	85	125
Tolerance (°C)	±5	±6	±10

At temperatures above 150°C, the duty cycle continues to increase linearly until overtemperature fault happens. When overtemperature happens, the TEMP pin is pulled high to indicate this fault until the temperature is reduced to the normal range. There is a hysteresis to clear overtemperature fault.

## 8.3.10 Ideal-Diode Mode Operation

Off-state FETs act like diodes by blocking current in one direction (first quadrant) and allowing current in the other direction (third quadrant) with a corresponding *diode like* voltage drop. FETs, though, can also conduct third-quadrant current in the on-state at a significantly lower voltage drop. Ideal-diode mode (IDM) is when an FET is controlled to block first-quadrant current by going to the off-state and conduct third-quadrant current by going to the on-state, thus achieving an *ideal* lower voltage drop.

FET off-state third-quadrant current flow is commonly seen in power converters, both in normal and fault situations. As explained in *GaN FET Operation Definitions*, GaN FETs do not have an intrinsic p-n junction body diode to conduct off-state third-quadrant current. Instead, the off-state third-quadrant voltage drop for the LMG3526R050 is several times higher than a p-n junction voltage drop, which can impact efficiency in normal operation and device ruggedness in fault conditions.

To improve device ruggedness in a GaN FET overtemperature fault situation, LMG3526R050 devices implement a GaN FET overtemperature-shutdown ideal-diode mode (OTSD-IDM) function as referenced in *Overtemperature Shutdown*. The OTSD-IDM function is described in more detail in the following section.

#### 8.3.10.1 Overtemperature-Shutdown Ideal-Diode Mode

Overtemperature-shutdown ideal-diode mode (OTSD-IDM) is implemented in LMG3526R050. As explained in Overtemperature Shutdown, ideal-diode mode provides the best GaN FET protection when the GaN FET is overheating.

OTSD-IDM accounts for all, some, or none of the power system operating when OTSD-IDM is protecting the GaN FET. The power system may not have the capability to shut itself down, in response to the LMG3526R050 asserting the FAULT pin in a GaN OTSD event, and just continue to try to operate. Parts of the power system can stop operating due to any reason such as a controller software bug or a solder joint breaking or a device shutting off to protect itself. At the moment of power system shutdown, the power system stops providing gate drive signals but the inductive elements continue to force current flow while they discharge.

The OTSD-IDM state machine is shown in 🗵 8-6. Each state is assigned a state number in the upper right side of the state box. The OTSD-IDM state machine has a similar structure to the OP-IDM state machine. Similar states use the same state number.

23




図 8-6. Overtemperature-Shutdown Ideal-Diode Mode (OTSD-IDM) State Machine

- 1. The LMG3526R050 GaN FET always goes to state #1 if a falling edge is detected on the IN pin. OTSD-IDM turns off the GaN FET in OTSD-IDM state #1. OTSD-IDM is waiting for the IN falling edge blank time to expire. This time gives the opposite-side FET time to switch to create a positive drain voltage. After the blank time expires, the device moves to OTSD-IDM state #2.
- 2. For OTSD-IDM state #2, OTSD-IDM keeps the GaN FET off if it is coming from OTSD-IDM state #1 and turns the GaN FET off if it is coming from OTSD-IDM state #3. OTSD-IDM is monitoring the GaN FET drain voltage in OP-IDM state #2. It is looking for a negative drain voltage which means third-quadrant current is flowing. This is also the starting state when the device enters OTSD. After a negative GaN FET drain voltage is detected, the device moves to OTSD-IDM state #3
- 3. OP-IDM turns on the GaN FET in OTSD-IDM state #3. OP-IDM monitors the drain current in this state. If first-quadrant drain current is detected, the device moves to OP-IDM state #2.

State #1 is used to protect against shoot-through current. The state #1 in the OTSD-IDM state machine waits for a fixed time period before proceeding to state #2. The fixed time period is to give the opposite-side switch time to switch and create a positive drain voltage. A fixed time is used to avoid a stuck condition for cases where a positive drain voltage is not created.

State #1 will help protect against shoot-through currents if the converter continues switching when the LMG3526R050 enters OTSD. Meanwhile, if the converter initiates switching with the LMG3526R050 already in OTSD, shoot-through current protection can be obtained by switching the OTSD device first to force it to progress though state #1. For example, the synchronous rectifier in a boost PFC can go into OTSD during initial input power application as the inrush current charges the PFC output cap. A shoot-through current event can be avoided if converter switching begins by switching the synchronous rectifier FET before switching the boost PFC FET.

If there is no IN signal, the state machine only moves between states #2 and #3 as a classic ideal-diode mode state machine. This allows all the inductive elements to discharge, when the power system shuts off, with minimum discharge stress created in the GaN FET.

Note that the OTSD-IDM state machine has no protection against repetitive shoot-through current events. There are degenerate cases, such as the LMG3526R050 losing its IN signal during converter operation, which can expose the OTSD-IDM to repetitive shoot-through current events. There is no good solution in this scenario. If OTSD-IDM did not allow repeated shoot-thru current events, the GaN FET would instead be exposed to excessive off-state third-quadrant losses.



#### 8.3.11 Zero-Voltage Detection (ZVD)

The zero-voltage switching (ZVS) converters are widely used to improve the power converter's efficiency. However, in those soft-switching topologies like LLC and triangular current mode (TCM) totem pole PFC, the device can lose ZVS depending on the load condition, inductor, magnetic parameters and control techniques, which affects the system efficiency. To insure ZVS, certain design margins or additional circuits are needed which sacrifices the converter performance and adds components.

To simplify the system design for soft-switching converters, LMG3526R030 part integrates a zero-voltage detection (ZVD) circuit that provides a digital feedback signal to indicate if the device has achieved ZVS in the current switching cycle. The circuit diagram is shown in 🗵 8-7. When the IN pin signal goes high, the logic circuit checks if the device's V<sub>DS</sub> has reached below 0 V to determine whether the device has achieved zero voltage switching in this switching cycle. Once a ZVS is identified, a pulse-output with a width of T<sub>WD ZVD</sub> will be sent out from the ZVD pin after a delay time of T<sub>DL ZVD</sub> as indicated in 🗵 7-3. Note a certain third quadrant conduction time is required to allow the device detecting a zero-voltage switching, and T<sub>3rd ZVD</sub> is a function of the gate driver strength as shown in  $\boxtimes$  6-12.




図 8-7. Circuit Diagram for Zero-Voltage Detection Circuit Block Diagram

The timings of the ZVD output corresponding to a continuous conduction mode Buck converter is show in Z 8-8, and the purpose is to demonstrate how ZVD function works in both hard-switching and soft-switching conditions. The load current going out of the switch node is defined as positive. In CCM buck operation, the high-side the hard-switching device while the low-side device can achieve zero-voltage switching with a proper dead-time settings. In the first switching cycle when low-side GaN IN pin rises, the switch-node voltage V<sub>DS</sub> has dropped below zero and stays in third quadrant conduction for a period of T<sub>1</sub>. Since this third quadrant conduction time T<sub>1</sub> is larger than the detection time T<sub>3rd ZVD</sub> specified in electrical characteristic table, a zero-voltage switching is identified and the ZVD pin outputs a pulse signal to indicate that, and the pulse width of the ZVD pulse is also defined in the electrical characteristic table as T<sub>WD</sub>. In the second switching cycle, the device is turned on earlier, and the third quadrant conduction time T<sub>2</sub> is less than T<sub>3rd ZVD</sub>. In this case, the ZVD signal stays low though the device has achieved ZVS. In the third switching cycle, the IN pin signal is advanced even earlier, and the device is in partial hard-switching. Accordingly, the ZVD output stays low in this case. Note the high side ZVD output stays low in this CCM buck operation as it always has hard-switching.

25

Product Folder Links: LMG3526R050




図 8-8. ZVD Function in a CCM Buck Converter

The ZVD function can facilitate the control in soft-switching topology, to illustrate it, the ZVD waveforms in a TCM totem pole PFC is shown in  $\boxtimes$  8-9. In this diagram, the positive cycle is considered with  $V_{IN} > 0.5 \ V_{OUT}$ , and the load current going into the switch node is defined as positive. In the first switching cycle, the load current builds enough negative current, and the low-side device achieves ZVS with a clear third quadrant conduction time beyond  $T_{3rd\_DET}$ . Therefore, the ZVD outputs a pulse signal and provide the ZVS information back. The ZVD pulses are missing in the next two switching cycles because the third quadrant conduction time becomes shorter in second cycle and the device actual loses ZVS in the third cycle.




図 8-9. ZVD Function in a TCM TP PFC Converter

## 8.4 Start-Up Sequence

8-10 shows the start up sequence of LMG3526R050.

Time interval A: V<sub>DD</sub> starts to build up. FAULT signal is initially pulled low.

Time interval B: After  $V_{DD}$  passes the UVLO threshold  $V_{VDD,T+(UVLO)}$ , both LDO5V and  $V_{NEG}$  start to built up. In a typical case where  $C_{LDO5V}$  = 100 nF and  $C_{VNEG}$  = 2.2  $\mu$ F, LDO5V reaches its UVLO threshold earlier than  $V_{NEG}$ . The start-up time may vary if different capacitors are utilized. If  $V_{DD}$  has some glitches and falls below UVLO threshold  $V_{VDD,T-(UVLO)}$  in this time interval, LDO5V and  $V_{NEG}$  will stop building up and only resume when  $V_{DD}$  goes above  $V_{VDD,T+(UVLO)}$  again. A longer start-up time is expected in this case.

Time interval C: After LDO5V and  $V_{NEG}$  both reach their thresholds, the  $\overline{FAULT}$  signal is cleared (pulled high) and the device is able to switch following the IN pin signal.




図 8-10. Start-Up Timing Diagram



# 8.5 Safe Operation Area (SOA)

#### 8.5.1 Repetitive SOA

The allowed repetitive SOA for the LMG3526R050 (X) 6-11) is defined by the peak drain current (IDS) and the drain to source voltage (VDS) of the device during turn on. The peak drain current during switching is the sum of several currents going into drain terminal: the inductor current (I<sub>ind</sub>); the current required to charge the C<sub>OSS</sub> of the other GaN device in the totem pole; and the current required to charge the parasitic capacitance (Cpar) on the switching node. 190 pF is used as an average C<sub>OSS</sub> of the device during switching. The parasitic capacitance on the switch node may be estimated by using the overlap capacitance of the PCB. A boost topology is used for the SOA testing. The circuit shown in 🗵 8-11 is used to generate the SOA curve in 🗵 6-11. For reliable operation, the junction temperature of the device must also be limited to 125°C. The I<sub>DS</sub> of 🗵 6-11 can be calculated by:

$$I_{DS} = I_{ind} + (190 \text{ pF} + C_{par}) * Drain slew rate at peak current$$
 (2)

where drain slew rate at the peak current is estimated between 70% and 30% of the bus voltage, and  $C_{\text{par}}$  is the parasitic board capacitance at the switched node.

# Q1,Q2: LMG3522




図 8-11. Circuit Used for SOA Curve

Refer to Achieving GaN Products With Lifetime Reliability for more details.

#### 8.6 Device Functional Modes

The device has one mode of operation that applies when operated within the Recommended Operating Conditions.



# 9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

# 9.1 Application Information

The LMG3526R050 is a power IC targeting hard-switching and soft-switching applications operating up to 520-V bus voltages. GaN devices offer zero reverse-recovery charge enabling high-frequency, hard-switching in applications like the totem-pole PFC. Low  $Q_{oss}$  of GaN devices also benefits soft-switching converters, such as the LLC and phase-shifted full-bridge configurations. As half-bridge configurations are the foundation of the two mentioned applications and many others, this section describes how to use the LMG3526R050 in a half-bridge configuration.

Product Folder Links: LMG3526R050



# 9.2 Typical Application




図 9-1. Typical Half-Bridge Application With Isolated Power Supply






図 9-2. Typical Half-Bridge Application With Bootstrap

English Data Sheet: SLUSFE3

9.2.1 Design Requirements

This design example is for a hard-switched boost converter which is representative of PFC applications. 表 9-1 shows the system parameters for this design.

表 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	200 VDC
Output voltage	400 VDC
Input (inductor) current	20 A
Switching frequency	100 kHz

#### 9.2.2 Detailed Design Procedure

In high-voltage power converters, circuit design and PCB layout are essential for high-performance power converters. As designing a power converter is out of the scope of this document, this data sheet describes how to build well-behaved half-bridge configurations with the LMG3526R050.

#### 9.2.2.1 Slew Rate Selection

The slew rate of LMG3526R050 can be adjusted between approximately 15 V/ns and 150 V/ns by connecting a resistor,  $R_{RDRV}$ , from the RDRV pin to GND. The RDRV pin is a high-impedance node if a large  $R_{RDRV}$  resistor is used. Therefore it can be susceptible to coupling from the drain or other fast-slewing high-voltage nodes if it is not well-shielded. This will manifest itself as an unstable switching dv/dt and in extreme cases transient faults due to the RDRV being detected as open. Shielding the pin in the layout should be a priority, however if this coupling is still a problem, a cap of up to 1 nF from RDRV to GND can be added to stabilize the pin voltage.

The slew rate affects GaN device performance in terms of:

- Switching loss
- Voltage overshoot
- · Noise coupling
- EMI emission

Generally, high slew rates provide low switching loss, but high slew rates can also create higher voltage overshoot, noise coupling, and EMI emissions. Following the design recommendations in this data sheet helps mitigate the challenges caused by a high slew rate. The LMG3526R050 offers circuit designers the flexibility to select the proper slew rate for the best performance of their applications.

# 9.2.2.1.1 Start-Up and Slew Rate With Bootstrap High-Side Supply

Using a bootstrap supply introduces additional constraints on the start-up of the high-side LMG3526R050. Prior to powering up, the GaN device operates in cascode mode with reduced performance. In some circuits, a slower slew rate can be required for the start-up of a bootstrap-supplied half-bridge configuration. More information can be found in セクション 9.4.2.

#### 9.2.2.2 Signal Level-Shifting

In half-bridges, high-voltage level shifters or digital isolators must be used to provide isolation for signal paths between the high-side device and control circuit. Using an isolator is optional for the low-side device. However, using and isolator equalizes the propagation delays between the high-side and low-side signal paths, and provides the ability to use different grounds for the GaN device and the controller. If an isolator is not used on the low-side device, the control ground and the power ground must be connected at the device and nowhere else on the board. For more information, see *Layout Guidelines*. With fast-switching devices, common ground inductance can easily cause noise issues without the use of an isolator.

Choosing a digital isolator for level-shifting is important for improvement of noise immunity. As GaN device can easily create high dv/dt, > 50 V/ns, in hard-switching applications, TI highly recommends to use isolators with high common-mode transient immunity (CMTI) and low barrier capacitance. Isolators with low CMTI can easily

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33




generate false signals, which could cause shoot-through. The barrier capacitance is part of the isolation capacitance between the signal ground and power ground, which is in direct proportion to the common mode current and EMI emission generated during the switching. Additionally, TI strongly encourages to select isolators which are not edge-triggered. In an edge-triggered isolator, a high dv/dt event can cause the isolator to flip states and cause circuit malfunction.

Generally, ON/OFF keyed isolators with default output low are preferred, such as the TI ISO77xxF or ISO67xxF series. Default low state ensures the system will not shoot-through when starting up or recovering from fault events. As a high CMTI event would only cause a very short (a few nanoseconds) false pulse, TI recommends a low pass filter, like 300-Ω and 22-pF R-C filter, to be placed at the driver input to filter out these false pulses.

#### 9.2.2.3 Buck-Boost Converter Design

☑ 9-3 and ☑ 9-4 show the buck-boost converter efficiency versus load current with different inductors and peak current modes. A minimum inductance value of 3 µH is preferred for the buck-boost converter so that the di/dt across the inductor is not too high. This leaves enough margin for the control loop to respond. As a result, the maximum di/dt of the inductor is limited to 6 A/µs. On the other hand, large inductance also limits the transient response for stable output voltage, and it is preferred to have inductors less than 10 µH.



 $I_{BBSW,PK} = I_{BBSW,PK(low)}$ 






図 9-4. Buck-Boost Efficiency vs Load When  $I_{BBSW,PK} = I_{BBSW,PK(high)}$ 

## 9.2.3 Application Curves







#### 9.3 Do's and Don'ts

The successful use of GaN devices in general, and LMG3526R050 in particular, depends on proper use of the device. When using the LMG3526R050, *DO*:

- Read and fully understand the data sheet, including the application notes and layout recommendations.
- Use a four-layer board and place the return power path on an inner layer to minimize power-loop inductance.
- Use small, surface-mount bypass and bus capacitors to minimize parasitic inductance.
- Use the proper size decoupling capacitors and locate them close to the IC as described in Layout Guidelines.
- Use a signal isolator to supply the input signal for the low-side device. If not, ensure the signal source is connected to the signal GND plane which is tied to the power source *only* at the LMG3526R050 IC.
- Use the FAULT pin to determine power-up state and to detect overcurrent and overtemperature events and safely shut off the converter.

To avoid issues in your system when using the LMG3526R050, DON'T:

- Use a single-layer or two-layer PCB for the LMG3526R050 as the power-loop and bypass capacitor inductances is excessive and prevent proper operation of the IC.
- Reduce the bypass capacitor values below the recommended values.
- Allow the device to experience drain transients above 600 V as they can damage the device.
- Allow significant third-quadrant conduction when the device is OFF or unpowered, which can cause overheating. Self-protection features cannot protect the device in this mode of operation.
- Ignore the FAULT pin output.

# 9.4 Power Supply Recommendations

The LMG3526R050 only requires an unregulated VDD power supply from 7.5 V to 18 V. The low-side supply can be obtained from the local controller supply. The supply of the high-side device must come from an isolated supply or a bootstrap supply.

#### 9.4.1 Using an Isolated Power Supply

Using an isolated power supply to power the high-side device has the advantage that it works regardless of continued power-stage switching or duty cycle. Using an isolated power supply can also power the high-side device before power-stage switching begins, eliminating the power-loss concern of switching with an unpowered LMG3526R050 (see *Start-Up and Slew Rate With Bootstrap High-Side Supply* for details). Finally, a properly-selected isolated supply introduces less parasitics and reduces noise coupling.

The isolated supply can be obtained with a push-pull converter, a flyback converter, a FlyBuck™ converter, or an isolated power module. When using an unregulated supply, the input of LMG3526R050 must not exceed the maximum supply voltage. A 16-V TVS diode can be used to clamp the VDD voltage of LMG3526R050 for additional protection. Minimizing the inter-winding capacitance of the isolated power supply or transformer is necessary to reduce switching loss in hard-switched applications. Furthermore, capacitance across the isolated bias supply inject high currents into the signal-ground of the LMG3526R050 and can cause problematic ground-bounce transients. A common-mode choke can alleviate most of these issues.

### 9.4.2 Using a Bootstrap Diode

In half-bridge configuration, a floating supply is necessary for the high-side device. To obtain the best performance of LMG3526R050, TI highly recommends *Using an Isolated Power Supply*. A bootstrap supply can be used with the recommendations of this section.

In applications like a boost converter, the low side LMG3526R050 always start switching while high side LMG3526R050 is unpowered. If the low side is adjusted to achieve very high slew rate before the high side bias is fully settled, there can be unintentional turn-on at the high side due to parasitic coupling at high slew rate. The start-up slew rate must be slowed down to 100 V/ns by changing the resistance of RDRV pin of the low side. This slow down can be achieved by controlling the low side RDRV resistance with the high side FAULT as given in  $\boxtimes$  9-1.

Product Folder Links: LMG3526R050

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35

#### 9.4.2.1 Diode Selection

The LMG3526R050 offers no reverse-recovery charge and very limited output charge. Hard-switching circuits using the LMG3526R050 also exhibit high voltage slew rates. A compatible bootstrap diode must not introduce high output charge and reverse-recovery charge.

A silicon carbide diode, like the GB01SLT06-214, can be used to avoid reverse-recovery effects. The SiC diode has an output charge of 3 nC. Althought there is additional loss from its output charge, it does not dominate the losses of the switching stage.

#### 9.4.2.2 Managing the Bootstrap Voltage

In a synchronous buck or other converter where the low-side switch occasionally operates in third-quadrant, the bootstrap supply charges through a path that includes the third-quadrant voltage drop of the low-side LMG3526R050 during the dead time as shown in  $\boxtimes$  9-7. This third-quadrant drop can be large, which can overcharge the bootstrap supply in certain conditions. The V<sub>DD</sub> supply of LMG3526R050 must be kept below 18 V.




図 9-7. Charging Path for Bootstrap Diode

As shown in  $\boxtimes$  9-8, the recommended bootstrap supply includes a bootstrap diode, a series resistor, and a 16-V TVS or zener diode in parallel with the V<sub>DD</sub> bypass capacitor to prevent damaging the high-side LMG3526R050. The series resistor limits the charging current at start-up and when the low-side device is operating in third-quadrant mode. This resistor must be selected to allow sufficient current to power the LMG3526R050 at the desired operating frequency. At 100-kHz operation, TI recommends a value of approximately 2  $\Omega$ . At higher frequencies, this resistor value must be reduced or the resistor omitted entirely to ensure sufficient supply current.




図 9-8. Suggested Bootstrap Regulation Circuit


資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2023 Texas Instruments Incorporated



# 9.5 Layout

## 9.5.1 Layout Guidelines

The layout of the LMG3526R050 is critical to its performance and functionality. Because the half-bridge configuration is typically used with these GaN devices, layout recommendations are considered with this configuration. A four-layer or higher layer count board is required to reduce the parasitic inductances of the layout to achieve suitable performance.  $\boxtimes$  9-9 summarizes the critical layout guidelines, and more details are further elaborated in the following sections.



**図 9-9. Typical Schematic With Layout Considerations** 

#### 9.5.1.1 Solder-Joint Reliability

Large QFN packages can experience high solder-joint stress. TI recommends several best practices to ensure solder-joint reliability. First, the instructions for the NC1 and NC2 anchor pins found in 表 5-1 must be followed. Second, all the LMG3526R050 board solder pads must be non-solder-mask defined (NSMD) as shown in the land pattern example in *Mechanical, Packaging, and Orderable Information*. Finally, any board trace connected to an NSMD pad must be less than 2/3 the width of the pad on the pad side where it is connected. The trace must maintain this 2/3 width limit for as long as it is not covered by solder mask. After the trace is under solder mask, there are no limits on the trace dimensions. All these recommendations are followed in the *Layout Example*.

37



## 9.5.1.2 Power-Loop Inductance

The power loop, comprising of the two devices in the half bridge and the high-voltage bus capacitance, undergoes high *di/dt* during switching events. By minimizing the inductance of this loop, ringing and electromagnetic interference (EMI) can be reduced, as well as reducing voltage stress on the devices.

Place the power devices as close as possible to minimize the power loop inductance. The decoupling capacitors are positioned in line with the two devices. They can be placed close to either device. In *Layout Examples*, the devices are placed on the bottom layer and the decoupling capacitors are placed on the top layer. The PGND is placed on the top layer, the HVBUS is located on top and third layer, and the switching node is on the top layer. They are connected to the power devices on bottom layer with vias. Area of traces close to the devices are minimized by bottom layer in order to keep clearance between heatsink and conductors.

The power loop inductance can be estimated based on the ringing frequency  $f_{ring}$  of the drain-source voltage switching waveform based on the following equation:

$$L_{\rm pl} = \frac{1}{4\pi^2 f_{\rm ring}^2 C_{\rm ring}} \tag{3}$$

where  $C_{ring}$  is equal to  $C_{OSS}$  at the bus voltage (refer to  $\boxtimes$  6-8 for the typical value) plus the drain-source parasitic capacitance from the board and load inductor or transformer.

As the parasitic capacitance of load components is hard to character, it is recommended to capture the  $V_{DS}$  switching waveform without load components to estimate the power loop inductance. Typically, the power loop inductance of the *Layout Example* is around 2.5 nH.

#### 9.5.1.3 Signal-Ground Connection

The LMG3526R050's SOURCE pins are internally connected to the power IC signal ground. The return path for the passives associated to the driver (for example, bypass capacitance) must be connected to the SOURCE pins. Local signal ground planes must be connected to SOURCE pins with low impedance star connection. In *Layout Examples*, local signal ground planes are located on third layer to act as the return path for the local circuitry, and connected to the SOURCE pins with vias between the third layer and the bottom layer.

# 9.5.1.4 Bypass Capacitors

The VDD pin bypass capacitors, C1 and C11, must also be placed close to the VDD pin with low impedance connections.

#### 9.5.1.5 Switch-Node Capacitance

GaN devices have very low output capacitance and switch quickly with a high dv/dt, yielding very low switching losses. To preserve this low switching losses, additional capacitance added to the output node must be minimized. The PCB capacitance at the switch node can be minimized by following these guidelines:

- · Minimize overlap between the switch-node plane and other power and ground planes.
- Make the GND return path under the high-side device thinner while still maintaining a low-inductance path.
- Choose high-side isolator ICs and bootstrap diodes with low capacitance.
- Place the power inductor as close to the GaN device as possible.
- Power inductors must be constructed with a single-layer winding to minimize intra-winding capacitance.
- If a single-layer inductor is not possible, consider placing a small inductor between the primary inductor and the GaN device to effectively shield the GaN device from the additional capacitance.

Copyright © 2023 Texas Instruments Incorporated

• If a back-side heat-sink is used, use the least amount of area of the switch-node copper coverage on the bottom copper layer to improve the thermal dissipation.

# 9.5.1.6 Signal Integrity

The control signals to the LMG3526R050 must be protected from the high *dv/dt* caused by fast switching. Coupling between the control signals and the drain can cause circuit instability and potential destruction. Route the control signals (IN, FAULT and ZVD) over a ground plane placed on an adjacent layer. In *Layout Example*, for example, all the signals are routed on layers close to the local signal ground plane.

Capacitive coupling between the traces for the high-side device and the static planes, such as PGND and HVBUS, could cause common mode current and ground bounce. The coupling can be mitigated by reducing overlap between the high-side traces and the static planes. For the high-side level shifter, ensure no copper from either the input or output side extends beneath the isolator or the CMTI of the device can be compromised.

# 9.5.1.7 High-Voltage Spacing

Circuits using the LMG3526R050 involve high voltage, potentially up to 650 V. When laying out circuits using the LMG3526R050, understand the creepage and clearance requirements for the application and how they apply to the GaN device. Functional (or working) isolation is required between the source and drain of each transistor, and between the high-voltage power supply and ground. Functional isolation or perhaps stronger isolation (such as reinforced isolation) can be required between the input circuitry to the LMG3526R050 and the power controller. Choose signal isolators and PCB spacing (creepage and clearance) distances which meet your isolation requirements.

If a heat sink is used to manage thermal dissipation of the LMG3526R050, ensure necessary electrical isolation and mechanical spacing is maintained between the heat sink and the PCB.

#### 9.5.1.8 Thermal Recommendations

The LMG3526R050 is a lateral device grown on a Si substrate. The thermal pad is connected to the source of device. The LMG3526R050 can be used in applications with significant power dissipation, for example, hard-switched power converters. In these converter, TI recommends a heat sink connected to the top side of LMG3526R050. The heat sink can be applied with thermal interface materials (TIMs), like thermal pad with electrical isolation.

Refer to the *High Voltage Half Bridge Design Guide for LMG3410 Smart GaN FET* application note for more recommendations and performance data on thermal layouts.

39

English Data Sheet: SLUSFE3

Product Folder Links: LMG3526R050



## 9.5.2 Layout Examples

Correct layout of the LMG3526R050 and its surrounding components is essential for correct operation. The layouts shown here reflect the GaN device schematic in  $\boxtimes$  9-1. These layouts are shown to produce good results and is intended as a guideline. However, it can be possible to obtain acceptable performance with alternate layout schemes. Additionally, please refer to the land pattern example in *Mechanical, Packaging, and Orderable Information* for the latest recommended PCB footprint of the device.

The the top-layer layout, mid-layer and bottom-layer layout are shown. The mid-layer layout includes the outlines of the top level components to assist the reader in lining up the top-layer and mid-layer layouts.




図 9-10. Half-Bridge Top-Layer Layout




図 9-11. Half-Bridge Third-Layer (Light Grey) and Bottom-Layer (Dark Grey) Layout

# 10 Device and Documentation Support

# **10.1 Documentation Support**

#### 10.1.1 Related Documentation

- Texas Instruments, High Voltage Half Bridge Design Guide for LMG3410 Smart GaN FET application note
- Texas Instruments, A New Approach to Validate GaN FET Reliability to Power-line Surges Under Useconditions
- · Texas Instruments, Achieving GaN Products With Lifetime Reliability
- Texas Instruments, Direct-drive configuration for GaN devices

# 10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

# 10.4 Trademarks

FlyBuck<sup>™</sup> and Tl E2E<sup>™</sup> are trademarks of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

# 10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### **10.6 Export Control Notice**

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 10.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

資料に関するフィードバック(ご意見やお問い合わせ)を送信

41

www.ti.com 13-Jan-2024

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMG3526R050RQSR	ACTIVE	VQFN	RQS	52	2000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	LMG3526R050	Samples
LMG3526R050RQST	ACTIVE	VQFN	RQS	52	250	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	LMG3526R050	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Jan-2024

12 x 12, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



# NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package incorporates an exposed thermal pad that is designed to be attached directly to an external heat sink. This optimizes the heat transfer from the integrated circuit (IC).



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated