

INA2128 デュアル、低消費電力計測アンプ

1 特長

- 低いオフセット電圧: 50μV (最大値)
- 低いドリフト: 0.5μV/°C (最大値)
- 低い入力バイアス電流: 5nA (最大値)
- 入力電圧ノイズ: 1kHz で 8nV/√Hz
- 広い帯域幅: GDIFF = 1V/V で 1.3MHz
- 高い CMR: 120dB (最小値)
- ±40V までの入力保護
- 広い電源電圧範囲: ±2.25V ~ ±18V
- 低い静止電流: 700μA (チャネルあたり)
- 温度範囲: -40°C ~ +85°C
- パッケージ: 16 ピン SOIC

2 アプリケーション

- 圧力トランスミッタ
- 温度トランスミッタ
- 重量計
- 心電図 (ECG)
- アナログ入力モジュール
- データ・アキュイジション (DAQ)

3 概要

INA2128 は、精度の優れた低消費電力のデュアル汎用計測アンプ (IA) です。本デバイスは、用途が広い 3 オペアンプ設計を採用しており、サイズが小型であるため、広範なアプリケーションに非常に適しています。電流帰還入力回路により、高いゲインでも広い帯域幅が得られます ($G = 100$ で 200kHz)。単一の外付け抵抗により、1 ~ 10,000 の範囲で任意のゲインを設定できます。内部入力保護機能は、損傷なしに ±40V まで耐えられます。


INA2128 はレーザー・トリムにより、非常に低いオフセット電圧 (50μV) とドリフト係数 (0.5μV/°C)、高い同相除去 ($G \geq 100$ で 120dB) を実現しています。このデバイスは最低 ±2.25V の電源で動作し、静止電流は IA あたりわずか 700μA であるため、バッテリー駆動の複数チャネル・システムに理想的です。

INA2128 は、SOIC-16 パッケージで供給され、-40°C ~ +85°C で動作が規定されています。

パッケージ情報

部品番号	パッケージ (1)	パッケージ・サイズ (2)
INA2128	DW (SOIC, 16)	10.3mm x 10.3mm

- 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。
- パッケージ・サイズ (長さ×幅) は公称値であり、該当する場合はピンも含まれます。



概略回路図



Table of Contents

1 特長.....	1	6.6 Typical Characteristics.....	8
2 アプリケーション.....	1	7 Application and Implementation.....	13
3 概要.....	1	7.1 Application Information.....	13
4 Revision History.....	2	7.2 Typical Application.....	13
5 Pin Configuration and Functions.....	4	8 Device and Documentation Support.....	18
6 Specifications.....	5	8.1 ドキュメントの更新通知を受け取る方法.....	18
6.1 Absolute Maximum Ratings.....	5	8.2 サポート・リソース.....	18
6.2 ESD Ratings.....	5	8.3 Trademarks.....	18
6.3 Recommended Operating Conditions.....	5	8.4 静電気放電に関する注意事項.....	18
6.4 Thermal Information.....	5	8.5 用語集.....	18
6.5 Electrical Characteristics.....	6	9 Mechanical, Packaging, and Orderable Information..	18

4 Revision History


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (April 2007) to Revision B (May 2023)

	Page
ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
「パッケージ情報」表、「ピン構成および機能」セクション、「仕様」セクション、「詳細説明」セクション、「アプリケーションと実装」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加.....	1
「特長」に入力電圧ノイズ、高帯域幅、および温度範囲の箇条書き項目を追加.....	1
正しいパッケージ名を示すように「特長」の箇条書き項目を変更.....	1
更新されたリンクを示すよう「アプリケーション」の箇条書き項目を変更.....	1
「パッケージ情報」表の列名を本体サイズ (NOM) からパッケージ・サイズに変更し、パッケージ・サイズに関する注を追加.....	1
Added single supply specification to <i>Absolute Maximum Ratings</i>	5
Added note clarifying output short-circuit to ground in <i>Absolute Maximum Ratings</i> refers to short-circuit to VS / 2.....	5
Added single supply specification to <i>Recommended Operating Conditions</i>	5
Changed input common-mode voltage range specification from V – 2 to (V–) + 2 in <i>Recommended Operating Conditions</i>	5
Deleted INA128-HT and INA129-HT operating temperature specifications from <i>Recommended Operating Conditions</i>	5
Added specified temperature range to <i>Recommended Operating Conditions</i>	5
Added test conditions below <i>Electrical Characteristics</i> title.....	6
Changed test condition for offset voltage drift specification in <i>Electrical Characteristics</i> from "TA = TMIN to TMAX" to "TA = –40°C to +85°C" for clarity.....	6
Changed "±0.5±0/G" to "±0.5±20/G" in MAX column of Offset voltage RTI vs temperature row of <i>Electrical Characteristics</i>	6
Changed typical long-term stability specification from ±0.1±3/GpV/mo to ±0.2±3/GpV/mo in <i>Electrical Characteristics</i>	6
Deleted typical specification and changed common-mode voltage specification from (V–) + 2 V minimum and (V+) – 2 V maximum across one row in <i>Electrical Characteristics</i>	6
Deleted typical VCM specifications in <i>Electrical Characteristics</i>	6
Added test condition of "RS = 0 Ω" to safe input voltage specification in <i>Electrical Characteristics</i> for clarity.....	6
Changed parameter name to Input bias current and added test condition "TA = –40°C to +85°C" to input bias current drift specification in <i>Electrical Characteristics</i> for clarity.....	6
Changed parameter name to Input offset current drift and added test condition "TA = –40°C to +85°C" to input offset current drift specification in <i>Electrical Characteristics</i> for clarity.....	6

• Changed maximum gain error specification for INA128PA/UA and INA129PA/UA with G = 1 from $\pm 0.01\%$ to $\pm 0.1\%$ in <i>Electrical Characteristics</i>	6
• Changed parameter name to Gain drift and added test condition "TA = -40°C to $+85^{\circ}\text{C}$ " for gain drift in <i>Electrical Characteristics</i> for clarity.....	6
• Changed parameter names from "Voltage - Positive" to "Positive output voltage swing" and from "Voltage - Negative" to "Negative output voltage swing" in <i>Electrical Characteristics</i>	6
• Deleted typical positive and negative output voltage swing specifications in <i>Electrical Characteristics</i>	6
• Added test condition "Continuous to VS / 2" short-circuit current specification in <i>Electrical Characteristics</i> for clarity.....	6
• Changed typical bandwidth specification for G = 10 from 700 kHz to 600 kHz in <i>Electrical Characteristics</i>	6
• Changed typical slew rate specification from 4 V/ μs to 1.2 V/ μs in <i>Electrical Characteristics</i>	6
• Changed typical settling time specification for G = 1, G = 10, from 7 μs to 9 μs in <i>Electrical Characteristics</i>	6
• Deleted parameter "Temperature Range" as made redundant by "Recommended Operating Conditions" and "Absolute Maximum Ratings"	6
• Changed parameter name to "Total quiescent current" and deleted redundant voltage range, operating temperature range, and specification temperature range specifications from <i>Electrical Characteristics</i>	6
• Added test conditions below the <i>Typical Characteristics</i> title.....	8
• Changed Figure 6-1, <i>Gain vs Frequency</i>	8
• Changed Figure 6-3, <i>Positive Power Supply Rejection vs Frequency</i>	8
• Changed Figure 6-4, <i>Negative Power Supply Rejection vs Frequency</i>	8
• Changed Figure 6-7, <i>Crosstalk vs Frequency</i>	8
• Changed Figure 6-8, <i>Input-Referred Voltage Noise vs Frequency</i>	8
• Changed Figure 6-9, <i>Settling Time vs Gain</i>	8
• Changed Figure 6-11, <i>Input Overvoltage V/I Characteristics</i>	8
• Changed Figure 6-12, <i>Offset Voltage Warm-Up</i>	8
• Changed <i>Output Voltage Swing vs Output Current</i> , into two separate plots, one for positive (Figure 6-14) and one for negative (Figure 6-15).....	8
• Changed Figure 6-22 to Figure 6-24, <i>Large-Signal Step Response</i>	8

5 Pin Configuration and Functions



✎ 5-1. DW Package, 16-Pin SOIC (Top View)

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _S	Supply voltage	Dual supply, V _S = (V+) – (V–)		±18	V
		Single supply, V _S = (V+) – 0 V		36	
	Analog input voltage			±40	V
	Output short-circuit ⁽²⁾		Continuous		
T _A	Operating temperature		–40	125	°C
	Junction temperature			150	°C
	Lead temperature (soldering, 10 s)			300	°C
T _{stg}	Storage temperature		–55	125	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to V_S / 2.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±50	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
V _S	Supply voltage	Single-supply	4.5	30	36	V
		Dual-supply	±2.25	±15	±18	
	Input common-mode voltage range for V _O = 0 V		(V–) + 2		(V+) – 2	V
T _A	Specified temperature		–40		85	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA12x		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	110	46.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	57	34.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	54	23.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	11	11.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	53	23.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
INPUT								
V _{OS}	Offset voltage (RTI)	INA2128U			±10 ±100 / G		±50 ±500 / G	μV
		INA2128UA			±25 ±100 / G ±125 ±1000 / G			
	Offset voltage drift (RTI)	T _A = −40°C to +85°C	INA2128U		±0.2 ±2 / G		±0.5 ±20 / G	μV/°C
			INA2128UA		±0.2 ±5 / G ±1 ±20 / G			
PSRR	Power-supply rejection ratio (RTI)	V _S = ±2.25 V to ±18 V	INA2128U		±0.2 ±20 / G		±1 ±100 / G	μV/V
			INA2128UA		±0.2 ±20 / G ±2 ±200 / G			
	Long-term stability				±0.2 ±3 / G			μV/mo
	Input impedance	Differential			10 2			GΩ pF
		Common-mode			100 9			
V _{CM}	Common-mode voltage ⁽¹⁾	V _O = 0 V			(V−) + 2		(V+) − 2	V
	Safe input voltage	R _S = 0 Ω					±40	V
CMRR	Common-mode rejection ratio	ΔR _S = 1 kΩ, V _{CM} = ±13 V	G = 1	INA2128U	80	86	dB	
				INA2128UA	73	86		
			G = 10	INA2128U	100	106		
				INA2128UA	93	106		
			G = 100	INA2128U	120	125		
				INA2128UA	110	125		
			G = 1000	INA2128U	120	130		
				INA2128UA	110	130		
INPUT BIAS CURRENT								
I _B	Input bias current	INA2128U			±2		±5	nA
		INA2128UA			±2 ±10			
	Input bias current drift	T _A = −40°C to +85°C			±30			pA/°C
I _{OS}	Input offset current	INA2128U			±1		±5	nA
		INA2128UA			±1 ±10			
	Input offset current drift	T _A = −40°C to +85°C			±30			pA/°C
NOISE								
e _N	Voltage noise (RTI)	G = 1000, R _S = 0 Ω	f = 10 Hz	10		nV/√Hz		
			f = 100 Hz	8				
			f = 1 kHz	8				
			f _B = 0.1 Hz to 10 Hz	0.2				
	Current noise	f = 10 Hz	0.9		pA/√Hz			
		f = 1 kHz	0.3					
		f _B = 0.1 Hz to 10 Hz	30		pA _{pp}			

6.5 Electrical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$, $V_{\text{REF}} = 0\text{ V}$, $V_{\text{CM}} = V_S / 2$, and $G = 1$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
GAIN								
	Gain equation			1 + (50 kΩ / R _G)			V/V	
G	Gain			1		10000	V/V	
GE	Gain error	G = 1	INA2128U		±0.01	±0.024	%	
			INA2128UA		±0.01	±0.1		
		G = 10	INA2128U		±0.02	±0.4		
			INA2128UA		±0.02	±0.5		
		G = 100	INA2128U		±0.05	±0.5		
			INA2128UA		±0.05	±0.7		
		G = 1000	INA2128U		±0.5	±1		
			INA2128UA		±0.5	±2		
	Gain drift ⁽²⁾	T _A = −40°C to +85°C			±1	±10	ppm/°C	
			50-kΩ or 49.4-kΩ resistance ⁽³⁾		±25	±100		
	Gain nonlinearity	G = 1, V _O = ±13.6 V	INA2128U		±0.0001	±0.001	% of FSR	
			INA2128UA		±0.0001	±0.002		
		G = 10	INA2128U		±0.0003	±0.002		
			INA2128UA		±0.0003	±0.004		
		G = 100	INA2128U		±0.0005	±0.002		
			INA2128UA		±0.0005	±0.004		
		G = 1000 ⁽⁴⁾				±0.001		
		OUTPUT						
	Positive output voltage			(V+) − 1.4			V	
	Negative output voltage			(V−) + 1.4			V	
C _L	Load capacitance	Stable operation		1000			pF	
I _{SC}	Short-circuit current	Continuous to V _S / 2		+6/−15			mA	
FREQUENCY RESPONSE								
BW	Bandwidth, −3 dB	G = 1		1.3			MHz	
		G = 10		600			kHz	
		G = 100		200				
		G = 1000		20				
SR	Slew rate	G = 10, V _O = ±10 V		1.2			V/μs	
t _S	Settling time	To 0.01%	G = 1	9			μs	
			G = 10	9				
			G = 100	12				
			G = 1000	80				
	Overload recovery	50% input overload		4			μs	
POWER SUPPLY								
I _Q	Total quiescent current	V _{IN} = 0 V		±1.4			±1.5	mA

- (1) Input common-mode voltage varies with output voltage; see *Typical Characteristics*.
(2) Specified by wafer test.
(3) Temperature coefficient of the 50-k Ω or 49.4-k Ω term in the gain equation.
(4) Nonlinearity measurements in G = 1000 are dominated by noise. Typical nonlinearity is $\pm 0.001\%$.

6.6 Typical Characteristics

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $V_{\text{REF}} = 0\text{ V}$, $G = 1$, $R_L = 10\text{ k}\Omega$, and $V_{\text{CM}} = V_S / 2$ (unless otherwise noted)




Figure 6-1. Gain vs Frequency




Figure 6-2. Common-Mode Rejection vs Frequency




Figure 6-3. Positive Power Supply Rejection vs Frequency




Figure 6-4. Negative Power Supply Rejection vs Frequency




Figure 6-5. Input Common-Mode Range vs Output Voltage




Figure 6-6. Input Common-Mode Range vs Output Voltage

6.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $V_{\text{REF}} = 0\text{ V}$, $G = 1$, $R_L = 10\text{ k}\Omega$, and $V_{\text{CM}} = V_S / 2$ (unless otherwise noted)




Figure 6-7. Crosstalk vs Frequency




Figure 6-8. Input-Referred Voltage Noise vs Frequency




Figure 6-9. Settling Time vs Gain




Figure 6-10. Quiescent Current and Slew Rate vs Temperature




Figure 6-11. Input Overvoltage V/I Characteristics




Figure 6-12. Offset Voltage Warm-Up

6.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $V_{\text{REF}} = 0\text{ V}$, $G = 1$, $R_L = 10\text{ k}\Omega$, and $V_{\text{CM}} = V_S / 2$ (unless otherwise noted)




FIG 6-13. Input Bias Current vs Temperature




FIG 6-14. Positive Output Voltage Swing vs Output Current




FIG 6-15. Negative Output Voltage Swing vs Output Current




FIG 6-16. Output Voltage Swing vs Power Supply Voltage




FIG 6-17. Short-Circuit Output Current vs Temperature




FIG 6-18. Maximum Output Voltage vs Frequency

6.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $V_{\text{REF}} = 0\text{ V}$, $G = 1$, $R_L = 10\text{ k}\Omega$, and $V_{\text{CM}} = V_S / 2$ (unless otherwise noted)




FIG 6-19. Total Harmonic Distortion + Noise vs Frequency




FIG 6-20. Small-Signal Step Response




FIG 6-21. Small-Signal Step Response




FIG 6-22. Large-Signal Step Response




FIG 6-23. Large-Signal Step Response





FIG 6-24. Large-Signal Step Response

6.6 Typical Characteristics (continued)

at $T_A = +25^\circ\text{C}$, $V_S = \pm 15\text{ V}$, $V_{\text{REF}} = 0\text{ V}$, $G = 1$, $R_L = 10\text{ k}\Omega$, and $V_{\text{CM}} = V_S / 2$ (unless otherwise noted)



6-25. Voltage Noise 0.1 Hz to 10 Hz Input-Referred

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

Figure 7-1 shows the basic connections required for operation of the INA2128. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminals (Ref_A and Ref_B) which are normally grounded. These must be low-impedance connections to assure good common-mode rejection. A resistance of 8 Ω in series with a Ref pin will cause a typical device to degrade to approximately 80 dB CMR (G = 1).

The INA2128 has separate output sense feedback connections, Sense_A and Sense_B. These must be connected to their respective output terminals for proper operation. The output sense connection can be used to sense the output voltage directly at the load for best accuracy.

7.2 Typical Application




Figure 7-1. Basic Connections

7.2.1 Setting The Gain

Gain of the INA2128 is set by connecting a single external resistor, R_G , connected as shown:

$$G = 1 + \frac{50k\Omega}{R_G} \quad (1)$$

Commonly-used gains and resistor values are shown in [Fig. 7-1](#).

The 50 k Ω term in 式 1 comes from the sum of the two internal feedback resistors, A_1 and A_2 . These on-chip metal film resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA2128.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error in gains of approximately 100 or greater.


7.2.2 Dynamic Performance


The typical performance curve [Figure 6-1](#) shows that despite its low quiescent current, the INA2128 achieves wide bandwidth, even at high gain. This is due to its current feedback topology. Settling time also remains excellent at high gain—see [Figure 6-9](#).

7.2.3 Noise Performance

The INA2128 provides very low noise in most applications. Low frequency noise is approximately $0.2 \mu\text{V}_{pp}$ measured from 0.1 Hz to 10 Hz ($G \geq 100$). This provides dramatically improved noise when compared to state-of-the-art chopper-stabilized amplifiers.

7.2.4 Offset Trimming

The INA2128 is laser-trimmed for low offset voltage and offset voltage drift. Most applications require no external offset adjustment.  7-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed with the output. The op amp buffer provides low impedance at the Ref terminal to preserve good common-mode rejection.



7-2. Optional Trimming of Output Offset Voltage

7.2.5 Input Bias Current Return Path

The input impedance of the INA2128 is extremely high—approximately $10^{10} \Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately $\pm 2 \text{ nA}$. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. [Figure 7-3](#) shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA2128 and the input amplifiers saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in [Figure 7-3](#)). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.

7.2.6 Input Common-Mode Range

The linear input voltage range of the input circuitry of the INA2128 is from approximately 1.4 V less than the positive supply voltage to 1.7 V greater than the negative supply. As a differential input voltage causes the output voltage increase, the linear input range is limited by the output voltage swing of amplifiers A_1 and A_2 . Therefore, the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see performance curves [Figure 6-6](#) and [Figure 6-5](#).

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to the positive output swing limit, the difference voltage measured by the output amplifier is near zero. The output of the INA2128 is near 0 V even though both inputs are overloaded.




Figure 7-3. Providing an Input Common-Mode Current Path

7.2.7 Low-Voltage Operation

The INA2128 can be operated on power supplies as low as ± 2.25 V. Performance remains excellent with power supplies ranging from ± 2.25 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range—see [セクション 6.6](#). Operation at very low supply voltage requires careful attention to make sure that the input voltages remain within the linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power-supply voltage. Typical performance curves, [図 6-5](#) and [図 6-6](#), show the range of linear operation for ± 15 -V, ± 5 -V, and ± 2.5 -V supplies.

7.2.8 Input Protection

The inputs of the INA2128 are individually protected for voltages up to ± 40 V. For example, a condition of -40 V on one input and $+40$ V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value of approximately 1.5 mA to 5 mA. The typical performance curve “Input Bias Current vs Common-Mode Input Voltage” shows this input current limit behavior. The inputs are protected even if the power supplies are disconnected or turned off.





図 7-4. Two-Axis Bridge Amplifier


7.2.9 Channel Crosstalk

The two channels of the INA2128 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and depends on circuit gain, source impedance, and signal characteristics.

As source impedance increases, careful circuit layout helps achieve lowest channel crosstalk. Most crosstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Run the differential inputs of each channel parallel to each other or directly adjacent on top and bottom side of a circuit board. Stray coupling then tends to produce a common-mode signal which is rejected by the IA input.



7-5. Sum of Differences Amplifier



7-6. ECG Amplifier With Right-Leg Drive

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

8.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

8.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

8.5 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
INA2128U	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA2128U	Samples
INA2128U/1K	ACTIVE	SOIC	DW	16	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA2128U	Samples
INA2128UA	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR		(INA2128U, INA2128 UA) A	Samples
INA2128UA/1K	ACTIVE	SOIC	DW	16	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR		(INA2128U, INA2128 UA) A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA2128U/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
INA2128U/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
INA2128UA/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
INA2128UA/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA2128U/1K	SOIC	DW	16	1000	356.0	356.0	35.0
INA2128U/1K	SOIC	DW	16	1000	350.0	350.0	43.0
INA2128UA/1K	SOIC	DW	16	1000	350.0	350.0	43.0
INA2128UA/1K	SOIC	DW	16	1000	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA2128U	DW	SOIC	16	40	507	12.83	5080	6.6
INA2128U	DW	SOIC	16	40	506.98	12.7	4826	6.6
INA2128UA	DW	SOIC	16	40	507	12.83	5080	6.6
INA2128UA	DW	SOIC	16	40	506.98	12.7	4826	6.6

GENERIC PACKAGE VIEW

DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A



DW0016A

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT

DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、または [ti.com](#) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TI はそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated