

Order

Now



ADS8598S

参考資料

JAJSDX4-SEPTEMBER 2017

ADS8598S 18ビット、200kSPS、8チャネル同時サンプリング、 単一電源の双極性入力対応ADC

Technical

Documents

1 特長

- アナログ・フロントエンド内蔵の18ビットADC
- 8チャネルの同時サンプリング
- ピンでプログラム可能なバイポーラ入力: ±10V および±5V
- 高い入力インピーダンス: 1MΩ
- 5Vアナログ電源: 2.3V~5VのI/O電源
- 9kV ESDの過電圧入力クランプ
- 低ドリフト係数のオンチップ基準電圧(2.5V)およ びバッファ
- 優れた性能
 - すべてのチャネルで200kSPSの最大スループット
 - DNL: ±0.5 LSB (標準値)、INL: ±2.0 LSB (標準 値)
 - SNR: 94dB (標準値)、THD: -109dB (標準値)
- 温度性能
 - 最大オフセット・ドリフト: 3ppm/℃
 - ゲイン・ドリフト: 6ppm/℃
- オンチップのデジタル・フィルタによるオーバー サンプリング
- 柔軟なパラレル、バイト、シリアル・インター フェイス
- 温度範囲: -40°C~+125°C
- パッケージ: LQFP-64
- 2 アプリケーション
- 電力網の監視および制御
- 保護リレー
- マルチフェーズ・モータ制御
- 産業用自動化および制御
- マルチチャネル・データ収集システム

3 概要

Tools &

Software

ADS8598Sデバイスは8チャネルの統合データ収集 (DAQ)システムで、18ビットの逐次比較型(SAR)アナログ/ デジタル・コンバータ(ADC)を基礎としています。すべての 入力チャネルが同時にサンプリングされ、チャネルごとに 最大200kSPSのスループットを実現しています。このデバ イスには、チャネルごとに完全なアナログ・フロントエンド (AFE)が搭載されており、高い入力インピーダンス(1MΩ) を持つプログラム可能なゲイン・アンプ(PGA)、入力クラン プ、ローパス・フィルタ、ADC入力ドライバが内蔵されてい ます。デバイスには、低ドリフト係数の高精度基準電圧も 内蔵され、ADCを駆動するためのバッファも搭載されてい ます。柔軟なデジタル・インターフェイスはシリアル、パラレ ル、およびパラレル・バイト通信をサポートするため、デバ イスを各種のホスト・コントローラとともに使用できます。

Support &

Community


22

ADS8598Sは、単一の5V電源を使用して、±10Vまたは± 5Vの真のバイポーラ入力を受け付けるように構成できま す。入力インピーダンスが高いため、センサや変圧器と直 接接続でき、外付けのドライバ回路が必要ありません。高 い性能と精度に加え、レイテンシなしで変換が行われるた め、ADS8598Sは多くの産業オートメーションおよび制御 アプリケーションに優れた選択肢です。

製品情報⁽¹⁾

	SCHI ID TK					
型番	パッケージ	本体サイズ(公称)				
ADS8598S	LQFP (64)	10.00mm×10.00mm				

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。



A

ブロック概略図

TEXAS INSTRUMENTS

www.ti.com

目次

1	特長	
2	アプリ	Jケーション1
3	概要	
4	改訂	履歴2
5	Pin (Configuration and Functions 3
6		cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions 6
	6.4	Thermal Information 6
	6.5	Electrical Characteristics7
	6.6	Timing Requirements: CONVST Control 10
	6.7	Timing Requirements: Data Read Operation 10
	6.8	Timing Requirements: Parallel Data Read Operation, CS and RD Tied Together
	6.9	Timing Requirements: Parallel Data Read Operation, CS and RD Separate
	6.10	
		Operation 11
	6.11	Timing Requirements: Byte Mode Data Read Operation
	6.12	Timing Requirements: Oversampling Mode 11
	6.13	Timing Requirements: Exit Standby Mode 11
	6.14	Timing Requirements: Exit Shutdown Mode 12
	6.15	Switching Characteristics: CONVST Control 12
	6.16	Switching Characteristics: Parallel Data Read Operation, CS and RD Tied Together 12


		Switching Characteristics: Parallel Data Read Operation, CS and RD Separate	13
	6.18		
	6.19	•	
	6.20	Typical Characteristics	18
7	Deta	iled Description	25
	7.1	Overview	25
	7.2	Functional Block Diagram	25
	7.3	Feature Description	26
	7.4	Device Functional Modes	35
8	App	lication and Implementation	48
	8.1	Application Information	48
	8.2	Typical Applications	48
9	Pow	er Supply Recommendations	53
10	Lay	out	54
	10.1	Layout Guidelines	54
	10.2	Layout Example	54
11	デバ	イスおよびドキュメントのサポート	56
	11.1	ドキュメントのサポート	56
	11.2	ドキュメントの更新通知を受け取る方法	56
	11.3	コミュニティ・リソース	56
	11.4	商標	56
	11.5	静電気放電に関する注意事項	56
	11.6	Glossary	
12	メカニ	ニカル、パッケージ、および注文情報	56

4 改訂履歴

日付	改訂内容	注
2017年9月	*	初版



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	TIFE	DESCRIPTION	
AGND	2, 26, 35, 40, 41, 47	Р	Analog ground pin.	
AIN_1GND	50	AI	nalog input channel 1: negative input.	
AIN_1P	49	AI	nalog input channel 1: positive input.	
AIN_2GND	52	AI	nalog input channel 2: negative input.	
AIN_2P	51	AI	Analog input channel 2: positive input.	
AIN_3GND	54	AI	alog input channel 3: negative input.	
AIN_3P	53	AI	Analog input channel 3: positive input.	

Pin Functions (continued)

PIN						
NAME	NO.	TYPE	DESCRIPTION			
AIN 4GND	56	AI	Analog input channel 4: negative input.			
AIN_4P	55	AI	Analog input channel 4: positive input.			
AIN_5GND	58	AI	Analog input channel 5: negative input.			
AIN_5P	57	AI	Analog input channel 5: positive input.			
AIN_6GND	60	AI	Analog input channel 6: negative input.			
AIN_6P	59	AI	Analog input channel 6: positive input.			
AIN_7GND	62	AI	Analog input channel 7: negative input.			
AIN_7P	61	AI	Analog input channel 7: positive input.			
 AIN_8GND	64	AI	Analog input channel 8: negative input.			
AIN_8P	63	AI	Analog input channel 8: positive input.			
AVDD	1, 37, 38, 48	Р	Analog supply pin. Decouple this pin to the closest AGND pins (see the <i>Power Supply Recommendations</i> section).			
BUSY	14	DO	Active high digital output indicating ongoing conversion			
CONVSTA	9	DI	(see the <i>BUSY (Output)</i> section). Active high logic input to control start of conversion for first half count of device input channels (see the			
	, , , , , , , , , , , , , , , , , , ,		CONVSTA, CONVSTB (Input) section).			
CONVSTB	10	DI	Active high logic input to control start of conversion for second half count of device input channels (see the CONVSTA, CONVSTB (Input) section).			
CS	13	DI	Active low logic input chip-select signal (see the CS (Input) section).			
DB0	16	DO	Data output DB0 (LSB) in parallel interface mode (see the DB[6:0] section).			
DB1	17	DO	Data output DB1 in parallel interface mode (see the DB[6:0] section).			
DB2	18	DO	Data output DB2 in parallel interface mode (see the DB[6:0] section).			
DB3	19	DO	Data output DB3 in parallel interface mode (see the <i>DB[6:0]</i> section).			
DB4	20	DO	Data output DB4 in parallel interface mode (see the <i>DB[6:0]</i> section).			
DB5	21	DO	Data output DB5 in parallel interface mode (see the <i>DB[6:0]</i> section).			
DB6	22	DO	Data output DB6 in parallel interface mode (see the DB[6:0] section).			
DB7/DOUTA	24	DO	Multi-function logic output pin (see the <i>DB7/DOUTA</i> section): this pin is data output DB7 in parallel and parallel byte interface mode; this pin is a data output pin in serial interface mode.			
DB8/DOUTB	25	DO	Multi-function logic output pin (see the <i>DB8/DOUTB</i> section): this pin is data output DB8 in parallel interface mode; this pin is a data output pin in serial interface mode.			
DB9	27	DO	Data output DB9 in parallel interface mode (see the DB(13:9) section).			
DB10	28	DO	Data output DB10 in parallel interface mode (see the DB[13:9] section).			
DB11	29	DO	Data output DB11 in parallel interface mode (see the DB[13:9] section).			
DB12	30	DO	Data output DB12 in parallel interface mode (see the DB[13:9] section).			
DB13	31	DO	Data output DB13 in parallel interface mode (see the DB[13:9] section).			
DB14/HBEN	32	DIO	Multi-function logic input or output pin (see the <i>DB14/HBEN</i> section): this pin is data output DB14 in parallel interface mode; this pin is a control input pin for byte selection (high or low) in parallel byte interface mode.			
DB15/BYTE SEL	33	DIO	Multi-function logic input or output pin (see the <i>DB15/BYTE SEL</i> section): this pin is data output DB15 (MSB) in parallel interface mode; this pin is an active high control input pin to enable parallel byte interface mode.			
DVDD	23	Р	Digital supply pin; decouple with AGND on pin 26.			
FRSTDATA	15	DO	Active high digital output indicating data read back from channel 1 of the device (see the <i>FRSTDATA</i> (<i>Output</i>) section).			
OS0	3	DI	Oversampling mode control pin (see the Oversampling Mode of Operation section).			
OS1	4	DI	Oversampling mode control pin (see the Oversampling Mode of Operation section).			
OS2	5	DI	Oversampling mode control pin (see the Oversampling Mode of Operation section).			
PAR/SER/BYTE SEL	6	DI	Logic input pin to select between parallel, serial, or parallel byte interface mode (see the <i>Data Read Operation</i> section).			
RANGE	8	DI	Multi-function logic input pin (see the <i>RANGE (Input</i>) section): when STBY pin is high, this pin selects the input range of the device (± 10 V or ± 5 V); when the STBY pin is low, this pin selects between the standby and shutdown modes.			

Pin Functions (continued)

PIN		ТҮРЕ	DESCRIPTION	
NAME	NO.		DESCRIPTION	
RD/SCLK	12	DI	Multi-function logic input pin (see the <i>RD/SCLK (Input)</i> section): this pin is an active-low ready input pin in parallel and parallel byte interface; this pin is a clock input pin in serial interface mode.	
REFCAPA	44	AO	Reference amplifier output pin. This pin must be shorted to REFCAPB and decoupled to AGND using a low ESR, 10-μF ceramic capacitor.	
REFCAPB	45	AO	ference amplifier output pin. This pin must be shorted to REFCAPA and decoupled to AGND using a v ESR, 10- μ F ceramic capacitor.	
REFGND	43, 46	Р	Reference GND pin. This pin must be shorted to the analog GND plane and decoupled with REFIN/REFOUT on pin 42 using a 10- μ F capacitor.	
REFIN/REFOUT	42	AIO	This pin acts as an internal reference output when REFSEL is high; this pin functions as input pin for the external reference when REFSEL is low; decouple with REFGND on pin 43 using a 10-μF capacitor.	
REFSEL	34	DI	Active high logic input to enable the internal reference (see the <i>REFSEL (Input)</i> section).	
REGCAP1	36	AO	Output pin 1 for the internal voltage regulator; decouple separately to AGND using a 1-µF capacitor.	
REGCAP2	39	AO	Output pin 2 for the internal voltage regulator; decouple separately to AGND using a 1-µF capacitor.	
RESET	11	DI	Active high logic input to reset the device digital logic (see the <i>RESET (Input</i>) section).	
STBY	7	DI	Active low logic input to enter the device into one of the two power-down modes: standby or shutdown (see the <i>Power-Down Modes</i> section).	

6 Specifications

6.1 Absolute Maximum Ratings

at $T_A = 25^{\circ}C$ (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
AVDD to AGND		-0.3	7.0	V	
DVDD to AGND			-0.3	7.0	V
Analog input voltage to AGND ⁽²⁾		-15	15	V	
Digital input to AGND		-0.3	DVDD + 0.3	V	
REFIN to AGND		-0.3	AVDD + 0.3	V	
Input current to any pin except se	Input current to any pin except supplies ⁽²⁾		-10	10	mA
Temperature	Operating		-40	125	
	Junction, T _J			150	°C
	Storage, T _{stg}		-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Transient currents of up to 100 mA do not cause SCR latch-up.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic di	Electrostatic discharge	Human-body model (HBM),	All pins except analog inputs	±2000	
		per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Analog input pins only	±9000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

JAJSDX4-SEPTEMBER 2017

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage	4.75	5	5.25	V
DVDD	Digital supply voltage	2.3	3.3	AVDD	V

6.4 Thermal Information

		ADS8598S	
	THERMAL METRIC ⁽¹⁾	PM (LQFP)	UNIT
		64 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	46.0	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	7.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	19.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, AVDD = 4.75 V to 5.25 V; typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, DVDD = 3 V, $V_{REF} = 2.5$ V (internal), and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPL	JTS						
	Full-scale input span ⁽¹⁾	RANGE pin = 1		-10		10	
	(AIN_nP to AIN_nGND)	RANGE pin = 0	RANGE pin = 0			5	V
	Operating input range,	RANGE pin = 1		-10		10	
AIN_nP	positive input	RANGE pin = 0		-5		5	V
AIN_ <i>n</i> GND	Operating input range, negative input	All input ranges		-0.3	0	0.3	V
R _{IN}	Input impedance	At $T_A = 25^{\circ}C$		0.85	1	1.15	MΩ
	Input impedance drift	All input ranges		-25	±7	25	ppm/°C
I _{Ikg(in)}	Input leakage current	With voltage at Al all input ranges	$N_n P = V_{IN},$	(V _{IN}	_N – 2) / R _{IN}		μA
SYSTEM PERF	FORMANCE						
	Resolution			18			Bits
NMC	No missing codes			18			Bits
DNL	Differential nonlinearity	All input ranges		-0.9	±0.5	0.9	LSB ⁽²⁾
INL	Integral nonlinearity ⁽³⁾	All input ranges		-5.5	±2	5.5	LSB
	Gain error ⁽⁴⁾	All input ranges,	T _A = −40°C to +85°C	-256	±10	256	
E _G		external reference	T _A = −40°C to +125°C	-256	±10	300	LSB
		All input ranges, internal reference			±10		
	Gain error matching	Input range = ± 10 V, external and internal reference Input range = ± 5 V, external and internal reference			32	170	LSB
	(channel-to-channel)				34	170	LSB
	Coin orrestomoscolure drift	All input ranges, external reference	9	-14	±6	14	~~~/°C
	Gain error temperature drift	All input ranges, internal reference			±10		ppm/°C
E	Offset error	Input range = ±10	V	-1.8	±0.3	1.8	mV
Eo	Oliset endi	Input range = ±5	/	-1.8	±0.3	1.8	IIIV
	Offset error matching (channel-to-channel)	All input ranges			0.5	5	mV
	Offset error temperature drift	All input ranges		-3	±0.3	3	ppm/°C
SAMPLING DY	(NAMICS						
t _{ACQ}	Acquisition time			1			μs
f _S	Maximum throughput rate per channel without latency	All eight channels	included			200	kSPS

(1) Ideal input span, does not include gain or offset error.

(2) LSB = least significant bit.
(3) This parameter is the endpoint INL, not best-fit INL.

Gain error is calculated after adjusting for offset error, which implies that positive full scale error = negative full scale error = gain error ÷ (4) 2.

Electrical Characteristics (continued)

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, AVDD = 4.75 V to 5.25 V; typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, DVDD = 3 V, $V_{REF} = 2.5$ V (internal), and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMIC CHAR	ACTERISTICS					
	Signal-to-noise ratio,	Input range = ±10 V	92	94		
SNR	no oversampling (V _{IN} – 0.5 dBFS at 1 kHz)	Input range = ±5 V	90.25	93.2		dB
	Signal-to-noise ratio,	Input range = ±10 V	99.6	101.8		
SNR _{OSR}	oversampling = 16x (V _{IN} – 0.5 dBFS at 130 Hz)	Input range = ±5 V	97.4	99.2		dB
THD	Total harmonic distortion ⁽⁵⁾ (V _{IN} – 0.5 dBFS at 1 kHz)	All input ranges		-109.2	-95	dB
	Signal-to-noise + distortion ratio,	Input range = ±10 V	91.75	93.9		
SINAD	no oversampling (V _{IN} – 0.5 dBFS at 1 kHz)	Input range = ±5 V	90	93.1		dB
	Signal-to-noise + distortion ratio,	Input range = ±10 V	98.5	101		
SINAD _{OSR}	oversampling = 16x (V _{IN} – 0.5 dBFS at 130 Hz)	Input range = ±5 V	96.6	98.9		dB
SFDR	Spurious-free dynamic range (V _{IN} – 0.5 dBFS at 1 kHz)	All input ranges		109		dB
	Crosstalk isolation ⁽⁶⁾			-95		dB
DW/	Small signal bandwidth 2 dP	At $T_A = 25^{\circ}C$, input range = ±10 V		24		kHz
BW _(-3 dB)	Small-signal bandwidth, –3 dB	At $T_A = 25^{\circ}C$, input range = $\pm 5 \text{ V}$		16		κπz
	Small signal bandwidth 0.1 dD	At $T_A = 25^{\circ}C$, input range = ±10 V		14		
BW _(-0.1 dB)	Small-signal bandwidth, –0.1 dB	At $T_A = 25^{\circ}C$, input range = $\pm 5 \text{ V}$		9.5		kHz
•		Input range = ±10 V		13		
t _{GROUP}	Group delay	Input range = ±5 V		19		μs
INTERNAL REFE	RENCE OUTPUT (REFSEL = 1)					
V _{REF} ⁽⁷⁾	Voltage on the REFIN/REFOUT pin (configured as output)	At T _A = 25°C	2.4975	2.5	2.5025	V
	Internal reference temperature drift			7.5		ppm/°C
C(REFIN_ REFOUT)	Decoupling capacitor on the REFIN/REFOUT pin ⁽⁸⁾			10		μF
V _(REFCAP)	Reference voltage to the ADC (on the REFCAPA, REFCAPB pin)	At $T_A = 25^{\circ}C$	3.996	4.0	4.004	V
	Reference buffer output impedance			0.5	1	Ω
	Reference buffer output temperature drift			5		ppm/°C
C _(REFCAP)	Decoupling capacitor on REFCAPA, REFCAPB			10		μF
	Turn-on time	$\begin{array}{l} C_{(REFCAP)} = 10 \ \mu F, \\ C_{(REFIN_REFOUT)} = 10 \ \mu F \end{array}$		25		ms
EXTERNAL REF	ERENCE INPUT (REFSEL = 0)					
V _{REFIO_EXT}	External reference voltage on REFIO (configured as input)		2.475	2.5	2.525	V
	Reference input impedance			100		MΩ
	Reference input capacitance			10		pF

(5) Calculated on the first nine harmonics of the input frequency.

(6) Isolation crosstalk is measured by applying a full-scale sinusoidal signal up to 160 kHz to a channel, not selected in the multiplexing sequence, and measuring the effect on the output of any selected channel.

(7) Does not include the variation in voltage resulting from solder shift effects.

(8) Recommended to use an X7R-grade, 0603-size ceramic capacitor for optimum performance (see the Layout Guidelines section).



Electrical Characteristics (continued)

minimum and maximum specifications are at $T_A = -40$ °C to +125°C, AVDD = 4.75 V to 5.25 V; typical specifications are at $T_A = 25$ °C; AVDD = 5 V, DVDD = 3 V, $V_{REF} = 2.5$ V (internal), and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER-SUPPL	Y REQUIREMENTS					
AVDD	Analog power-supply voltage	Analog supply	4.75	5	5.25	V
DVDD	Digital power-supply voltage	Digital supply range	2.3	3.3	AVDD	V
	Analog supply current	AVDD = 5 V, $f_S = 200 \text{ kSPS}$, internal reference		17.7	24	mA
AVDD_DYN	(operational)	AVDD = 5 V, $f_S = 200 \text{ kSPS}$, external reference		17.1	24	ША
l	Analog supply current	AVDD = 5 V, internal reference, device not converting		12.4	17	mA
AVDD_STC	(static)	AVDD = 5 V, external reference, device not converting		12	17	ША
	AVDD supply	At AVDD = 5 V, device in STDBY mode, internal reference		4.2	5.5	mA
IAVDD_STDBY	STANDBY current	At AVDD = 5 V, device in STDBY mode, external reference		3.8	5.0	ША
I _{AVDD_PWR_} DN	AVDD supply power-down current	At AVDD = 5 V, device in PWR_DN, internal or external reference, $T_A = -40^{\circ}C$ to +85°C		0.2	6	μΑ
I _{DVDD_DYN}	Digital supply current	DVDD = 3.3 V, f _S = 200 kSPS		0.15	0.3	mA
IDVDD_STDBY	DVDD supply STANDBY current	At AVDD = 5 V, device in STDBY mode		0.05	1.5	μA
I _{DVDD_PWR-DN}	DVDD supply power-down current	At AVDD = 5 V, device in PWR_DN mode		0.05	1.5	μA
DIGITAL INPUT	S (CMOS)				·	
V _{IH}	Digital high input voltage logic level	DVDD > 2.3 V	0.7 × DVDD		DVDD + 0.3	V
VIL	Digital low input voltage logic level	DVDD > 2.3 V	-0.3		$0.3 \times \text{DVDD}$	V
	Input leakage current			100		nA
	Input pin capacitance			5		pF
DIGITAL OUTPU	UTS (CMOS)					
V _{OH}	Digital high output voltage logic level	I _O = 100-µA source	0.8 × DVDD		DVDD	V
V _{OL}	Digital low output voltage logic level	I _O = 100-µA sink	0		0.2 × DVDD	V
	Floating state leakage current	Only for SDO		1		μΑ
	Internal pin capacitance			5		pF
TEMPERATURE	ERANGE					
T _A	Operating free-air temperature		-40		125	°C

6.6 Timing Requirements: CONVST Control

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), BUSY load = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 1)

	MIN	NOM	MAX	UNIT
Acquisition time: BUSY falling edge to rising edge of trailing CONVSTA or CONVSTB	1			μs
CONVSTA, CONVSTB pulse high time	25			ns
CONVSTA, CONVSTB pulse low time	25			ns
Setup time: BUSY falling to CS falling	0			ns
Setup time: RESET falling to first rising edge of CONVSTA or CONVSTB	25			ns
RESET pulse high time	50			ns
Delay between rising edges of CONVSTA and CONVSTB			500	μs
	BUSY falling edge to rising edge of trailing CONVSTA or CONVSTB CONVSTA, CONVSTB pulse high time CONVSTA, CONVSTB pulse low time Setup time: BUSY falling to CS falling Setup time: RESET falling to first rising edge of CONVSTA or CONVSTB RESET pulse high time	Acquisition time: BUSY falling edge to rising edge of trailing CONVSTA or CONVSTB1CONVSTA, CONVSTB pulse high time25CONVSTA, CONVSTB pulse low time25Setup time: BUSY falling to \overline{CS} falling0Setup time: RESET falling to first rising edge of CONVSTA or CONVSTB25RESET pulse high time50	Acquisition time: BUSY falling edge to rising edge of trailing CONVSTA or CONVSTB1CONVSTA, CONVSTB pulse high time25CONVSTA, CONVSTB pulse low time25Setup time: BUSY falling to \overline{CS} falling0Setup time: RESET falling to first rising edge of CONVSTA or CONVSTB25RESET pulse high time50	Acquisition time: BUSY falling edge to rising edge of trailing CONVSTA or CONVSTB1CONVSTA, CONVSTB pulse high time25CONVSTA, CONVSTB pulse low time25Setup time: BUSY falling to \overline{CS} falling0Setup time: RESET falling to first rising edge of CONVSTA or CONVSTB25RESET pulse high time50

6.7 Timing Requirements: Data Read Operation

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), BUSY load = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 2)

		MIN	NOM	MAX	UNIT
t _{DZ_CNCS}	Delay between CONVSTA, CONVSTB rising edge to $\overline{\text{CS}}$ falling edge, start of data read operation during conversion	10			ns
t _{DZ_CSBSY}	Delay between $\overline{\text{CS}}$ rising edge to BUSY falling edge, end of data read operation during conversion	40			ns
t _{SU_BSYCS}	Setup time: BUSY falling edge to $\overline{\text{CS}}$ falling edge, start of data read operation after conversion	0			ns
t _{D_CSCN}	Delay between $\overline{\text{CS}}$ rising edge to CONVSTA, CONVSTB rising edge, end of data read operation after conversion	10			ns

6.8 Timing Requirements: Parallel Data Read Operation, CS and RD Tied Together

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DB[15:0] and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 3)

		MIN	NOM	MAX	UNIT
t _{PH_CS} , t _{PH_RD}	CS and RD high time	15			ns
t _{PL_CS} , t _{PL_RD}	CS and RD low time	15			ns
t _{HT_RDDB} , t _{HT_CSDB}	Hold time: \overline{RD} and \overline{CS} rising edge to DB[15:0] invalid	2.5			ns





6.9 Timing Requirements: Parallel Data Read Operation, CS and RD Separate

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, V_{REF} = 2.5 V (internal), load on DB[15:0] and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and f_{SAMPLE} = 200 kSPS (unless otherwise noted) (see 🛛 4)

		MIN	NOM	MAX	UNIT
t _{SU_CSRD}	Set-up time: CS falling edge to RD falling edge	0			ns
t _{HT_RDCS}	Hold time: RD rising edge to CS rising edge	0			ns
t _{PL_RD}	RD low time	15			ns
t _{PH_RD}	RD high time	15			ns
t _{HT_CSDB}	Hold time: CS rising edge to DB[15:0] becoming invalid	6			ns
t _{HT_RDDB}	Hold time: RD rising edge to DB[15:0] becoming invalid	2.5			ns

6.10 Timing Requirements: Serial Data Read Operation

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DOUTA, DOUTB, and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see $\boxtimes 5$)

		MIN	NOM	MAX	UNIT
t _{SCLK}	SCLK time period	50			ns
t _{PH_SCLK}	SCLK high time	0.45		0.55	t _{SCLK}
t _{PL_SCLK}	SCLK low time	0.45		0.55	t _{SCLK}
t _{HT_CKDO}	Hold time: SCLK rising edge to DOUTA, DOUTB invalid	7			ns
t _{SU_CSCK}	Setup time: CS falling to first SCLK edge	8			ns
t _{HT_CKCS}	Hold time: last SCLK active edge to CS high	10			ns

6.11 Timing Requirements: Byte Mode Data Read Operation

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DB[7:0] and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 6)

		MIN	NOM	MAX	UNIT
t _{SU_CSRD}	Setup time: CS falling edge to RD falling edge	0			ns
t _{HT_RDCS}	Hold time: RD rising edge to CS rising edge	0			ns
t _{PL_RD}	RD low time	15			ns
t _{PH_RD}	RD high time	15			ns
t _{HT_CSDB}	Hold time: CS rising edge to DB[15:0] becoming invalid	6			ns
t _{HT_RDDB}	Hold time: RD rising edge to DB[15:0] becoming invalid	2.5			ns

6.12 Timing Requirements: Oversampling Mode

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see \boxtimes 7)

		MIN	NOM MAX	UNIT
t _{HT_OS}	Hold time: BUSY falling to OSx	20		ns
t _{SU_OS}	Setup time: BUSY falling to OSx	20		ns

6.13 Timing Requirements: Exit Standby Mode

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C, AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 8)

		MIN	NOM	MAX	UNIT
t _{D_STBYCN}	Delay between $\overline{\text{STBY}}$ rising edge to CONVSTA or CONVSTB rising edge ⁽¹⁾	100			μs
(4) 5	en en la companya de la RECET en et la francé de la recentra de la companya de la companya de la companya de la				

(1) First conversion data must be discarded or RESET must be issued if the maximum timing is exceeded.

6.14 Timing Requirements: Exit Shutdown Mode

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 9)

			MIN	NOM	MAX	UNIT
	Delay between STBY rising edge to RESET rising edge	Internal reference mode	50			~~~
t _{D_SDRST}	External reference mode ⁽¹⁾		13			ms
t _{PH_RST}	PH RST RESET high time		50			ns
t _{D_RSTCN}	Delay between RESET falling edge to CONVSTA or CONV	/STB rising edge	25			μs

(1) Excludes wake-up time for external reference device.

6.15 Switching Characteristics: CONVST Control

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), BUSY load = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		No oversampling, parallel read, serial read with both DOUTA and DOUTB during conversion	5			
t _{CYC}	ADC cycle time period	No oversampling, serial read after conversion with both DOUTA and DOUTB	9.7			μs
		No oversampling, serial read after conversion with only DOUTA or DOUTB	15			
		No oversampling	3.7	3.8	3.9	
		Oversampling by 2	8.4		8.8	
		Oversampling by 4	17		18	
t _{CONV}	Conversion time: BUSY high time	Oversampling by 8	34		36	μs
		Oversampling by 16	68		72	
		Oversampling by 32	136		144	
		Oversampling by 64	272		288	
t _{D_CNBSY}	Delay between trailing rising edges of CONVSTA or CONVSTB and BUSY rising				15	ns

6.16 Switching Characteristics: Parallel Data Read Operation, CS and RD Tied Together

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DB[15:0] and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 3)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{D_CSDB} , t _{D_RDDB}	Delay time: CS and RD falling edge to DB[15:0] becoming valid (out of tri-state)				12	ns
t _{D_CSFD} , t _{D_RDFD}	Delay time: $\overline{\text{CS}}$ and $\overline{\text{RD}}$ falling edge to FRSTDATA going high or low out of tristate				10	ns
t _{DHZ_CSDB} , t _{DHZ_RDDB}	Delay time: \overline{CS} and \overline{RD} rising edge to DB[15:0] tri-state				12	ns
t _{DHZ_CSFD} , t _{DHZ_RDFD}	Delay time: CS and RD rising edge to FRSTDATA tri-state				10	ns



6.17 Switching Characteristics: Parallel Data Read Operation, CS and RD Separate

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DB[15:0] and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{D_CSDB}	Delay time: CS falling edge to DB[15:0] becoming valid (out of tri-state)				12	ns
t _{D_RDDB}	Delay time: RD falling edge to new data on DB[15:0]				17	ns
t _{DHZ_CSDB}	Delay time: CS rising edge to DB[15:0] becoming tri-state				12	ns
t _{D_CSFD}	Delay time: CS falling edge to FRSTDATA going low out of tri-state				15	ns
t _{DHZ_CSFD}	Delay time: CS rising edge to FRSTDATA going to tri-state				10	ns
t _{D_RDFD}	Delay time: RD falling edge to FRSTDATA going high or low				15	ns

6.18 Switching Characteristics: Serial Data Read Operation

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DOUTA, DOUTB, and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 5)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{D_CSDO}	Delay time: \overline{CS} falling edge to DOUTA, DOUTB enable (out of tri-state)				12	ns
t _{D_СКDO}	Delay time: SCLK rising edge to valid data on DOUTA, DOUTB				15	ns
t _{DZ_CSDO}	Delay time: CS rising edge to DOUTA, DOUTB going to tri-state				12	ns
t _{D_CSFD}	Delay time: $\overline{\text{CS}}$ falling edge to FRSTDATA from tri-state to high or low				10	ns
t _{DZ_CKFD}	Delay time: 18th SCLK falling edge to FRSTDATA falling edge				15	ns
tDHZ_CSFD	Delay time: CS rising edge to FRSTDATA going to tri-state				10	ns



6.19 Switching Characteristics: Byte Mode Data Read Operation

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +125°C, typical specifications are at $T_A = 25^{\circ}$ C; AVDD = 5 V, 2.3 V ≤ DVDD ≤ 5.25 V, $V_{REF} = 2.5$ V (internal), load on DB[7:0] and FRSTDATA = 20 pF, V_{IL} and V_{IH} at specified limits, and $f_{SAMPLE} = 200$ kSPS (unless otherwise noted) (see 🛛 6)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{D_CSDB}	Delay time: CS falling edge to DB[7:0] becoming valid (out of tri-state)				12	ns
t _{D_RDDB}	Delay time: RD falling edge to new data on DB[7:0]				17	ns
t _{DHZ_CSD} B	Delay time: CS rising edge to DB[7:0] becoming tri-state				12	ns
t _{D_CSFD}	Delay time: CS falling edge to FRSTDATA going low out of tri- state				10	ns
t _{D_RDFD}	Delay time: RD falling edge to FRSTDATA going low or high state				15	ns
t _{DHZ_CSFD}	Delay time: CS rising edge to FRSTDATA going to tri-state				10	ns



I. CONVST Control Timing Diagram










図 3. Parallel Data Read Operation, CS and RD Tied Together



☑ 4. Parallel Data Read Operation, CS and RD Separate





☑ 5. Serial Data Read Operation Timing Diagram




図 6. Byte Mode Data Read Operation Timing Diagram




Image: Second Second






図 8. Exit Standby Mode Timing Diagram





図 9. Exit Shutdown Mode Timing Diagram

ADS8598S JAJSDX4 – SEPTEMBER 2017




www.tij.co.jp

6.20 Typical Characteristics






Typical Characteristics (continued)



ADS8598S JAJSDX4-SEPTEMBER 2017


www.tij.co.jp

Typical Characteristics (continued)






Typical Characteristics (continued)



ADS8598S JAJSDX4 – SEPTEMBER 2017


www.tij.co.jp

Typical Characteristics (continued)






Typical Characteristics (continued)



Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The ADS8598S is an 18-bit data acquisition (DAQ) system with 8-channel analog inputs. Each analog input channel consists of an input clamp protection circuit, a programmable gain amplifier (PGA), a third-order, low-pass filter, and a track-and-hold circuit that facilitates simultaneous sampling of the signals on all input channels. The sampled signal is digitized using an 18-bit analog-to-digital converter (ADC), based on the successive approximation register (SAR) architecture. This overall system can achieve a maximum throughput of 200 kSPS for each channel. The device features a 2.5-V internal reference with a fast-settling buffer, a programmable digital averaging filter to improve noise performance, and high speed serial and parallel interfaces for communication with a wide variety of digital hosts.

The device operates from a single 5-V analog supply and can accommodate true bipolar input signals of ± 10 V and ± 5 V. The input clamp protection circuitry can tolerate voltages up to ± 15 V. The device offers a constant 1-M Ω resistive input impedance irrespective of the sampling frequency or the selected input range. The integration of multiple, simultaneously sampling precision ADC inputs and analog front-end circuits with high input impedance operating from a single 5-V supply offers a simplified end solution without requiring external high-voltage bipolar supplies and complicated driver circuits.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Analog Inputs

ADS8598S

The ADS8598S has 8 analog input channels, such that the positive inputs AIN nP (n = 1 to 8) are the singleended analog inputs and the negative inputs AIN nGND are tied to GND. \boxtimes 52 shows the simplified circuit schematic for each analog input channel, including the input clamp protection circuit, PGA, low-pass filter, highspeed ADC driver, and a precision 18-bit SAR ADC.




図 52. Front-End Circuit Schematic for Each Analog Input Channel

The device can support two bipolar, single-ended input voltage ranges based on the logic level of the RANGE input pin. As explained in the RANGE (Input) section, the input voltage range for all analog channels can be configured to bipolar ± 10 V or ± 5 V. The device samples the voltage difference (AIN *n*P – AIN *n*GND) between the selected analog input channel and the AIN_nGND pin. The device allows a ±0.3-V range on the AIN_nGND pin for all analog input channels. Use this feature in modular systems where the sensor or signal conditioning block is further away from the ADC on the board and when a difference in the ground potential of the sensor or signal conditioner from the ADC ground is possible. In such cases, running separate wires from the AIN_nGND pin of the device to the sensor or signal conditioning ground is recommended.

7.3.2 Analog Input Impedance

Each analog input channel in the device presents a constant resistive impedance of 1 M Ω . The input impedance for each channel is independent of either the input signal frequency, the configured range of the ADC, or the oversampling mode. The primary advantage of such high-impedance inputs is the ease of driving the ADC inputs without requiring driving amplifiers with low output impedance. Bipolar, high-voltage power supplies are not required in the system because this ADC does not require any high-voltage, front-end drivers. In most applications, the signal sources or sensor outputs can be directly connected to the ADC input, thus significantly simplifying the design of the signal chain.

In order to maintain the dc accuracy of the system, matching the external source impedance on the AIN nP input pin with an equivalent resistance on the AIN_nGND pin is recommended (see 254). This matching helps to cancel any additional offset error contributed by the external resistance.

7.3.3 Input Clamp Protection Circuit

As illustrated in Z 52, the ADS8598S features an internal clamp protection circuit on each of the 8 analog input channels. Use of external protection circuits is recommended as a secondary protection scheme to protect the device. Using external protection devices helps with protection against surges, electrostatic discharge (ESD), and electrical fast transient (EFT) conditions.

The input clamp protection circuit on the ADS8598S allows each analog input to swing up to a maximum voltage of ±15 V. Beyond an input voltage of ±15 V, the input clamp circuit turns on, still operating off the single 5-V supply. Z 53 illustrates a typical current versus voltage characteristic curve for the input clamp. There is no current flow in the clamp circuit for input voltages up to ±15 V. Beyond this voltage, the input clamp circuit turns on.





Feature Description (continued)




図 53. I-V Curve for an Input Clamp Protection Circuit (AVDD = 5 V)

For input voltages above the clamp threshold, make sure that input current never exceeds the absolute maximum rating (see the *Absolute Maximum Ratings* table) of ± 10 mA to prevent any damage to the device. 54 shows that a small series resistor placed in series with the analog inputs is an effective way to limit the input current. In addition to limiting the input current, this resistor can also provide an antialiasing, low-pass filter when coupled with a capacitor. In order to maintain the dc accuracy of the system, matching the external source impedance on the AIN_*n*P input pin with an equivalent resistance on the AIN_*n*GND pin is recommended. This matching helps to cancel any additional offset error contributed by the external resistance.




図 54. Matching Input Resistors on the Analog Inputs of Device

The input overvoltage protection clamp on the ADS8598S is intended to control transient excursions on the input pins. Leaving the device in a state such that the clamp circuit is activated for extended periods of time in normal or power-down mode is not recommended because this fault condition can degrade device performance and reliability.

7.3.4 Programmable Gain Amplifier (PGA)

The device offers a programmable gain amplifier (PGA) at each individual analog input channel that converts the original single-ended input signal into a fully-differential signal to drive the internal 18-bit SAR ADC. The PGA also adjusts the common-mode level of the input signal before being fed into the ADC to ensure maximum usage of the ADC input dynamic range. Depending on the range of the input signal, the PGA gain can be accordingly adjusted by configuring the RANGE pin of the ADC (see the *RANGE (Input)* section).


The PGA uses a very highly matched network of resistors for programmable gain configurations. Matching between these resistors and the amplifiers across all channels is accurately trimmed to keep the overall gain error low across all channels and input ranges.



Feature Description (continued)

7.3.5 Third-Order, Low-Pass Filter (LPF)

In order to mitigate the noise of the front-end amplifiers and gain resistors of the PGA, each analog input channel of the ADS8598S features a third-order, Butterworth antialiasing, low-pass filter (LPF) at the output of the PGA. \boxtimes 55 and \boxtimes 56 (respectively) show the magnitude and phase response of the analog antialiasing filter. For maximum performance, the –3-dB cutoff frequency for the antialiasing filter is designed to be equal to 24 kHz for the ±10-V range and 16 kHz for the ±5-V range.



7.3.6 ADC Driver

In order to meet the performance of an 18-bit, SAR ADC at the maximum sampling rate (200 kSPS per channel), the capacitors at the input of the ADC must be successfully charged and discharged during the acquisition time window. The inputs of the ADC must settle to better than 18-bit accuracy before any sampled analog voltage gets converted. This drive requirement at the inputs of the ADC necessitates the use of a high-bandwidth, low-noise, and stable amplifier buffer. The ADS8598S features an integrated input driver as part of the signal chain for each analog input. This integrated input driver eliminates the need for any external amplifier, thus simplifying the signal chain design.



Feature Description (continued)

7.3.7 Digital Filter and Noise

The ADS8598S features an optional digital averaging filter that can be used in slower throughput applications requiring lower noise and higher dynamic range. As explained in 表 1, the oversampling ratio of the digital filter is determined by the configuration of the OS[2:0] pins. The overall throughput of the ADC decreases proportionally with increase in the oversampling ratio.

OS[2:0]	OS RATIO	SNR ±10-V INPUT (dB)	SNR ±5-V INPUT (dB)	3-dB BANDWIDTH ±10-V INPUT (kHz)	3-dB BANDWIDTH ±5-V INPUT (kHz)	MAX THROUGHPUT PER CHANNEL (kSPS)
000	No OS	94.04	93.25	24	16	200
001	2	95.95	94.91	23	15.7	100
010	4	96.93	95.7	19.2	14.5	50
011	8	99.04	97.35	11.2	10.6	25
100	16	101.41	99.03	5.6	5.6	12.5
101	32	103.5	100.76	2.8	2.8	6.25
110	64	104.53	101.76	1.4	1.4	3.125
111	Invalid	—	_	_	_	_

表 1. Oversampling Bit Decoding

In oversampling mode (see the *Oversampling Mode of Operation* section), the ADC takes the first sample for each channel at the rising edge of the CONVSTA, CONVSTB signals. After converting the first sample, the subsequent samples are taken by an internally generated sampling control signal. The samples are then averaged to reduce the noise of the signal chain as well as to improve the SNR of the ADC. The final output is also decimated to provide a 18-bit output for each channel. $\frac{1}{5}$ 1 lists the typical SNR performance for both the ±10-V and ±5-V input ranges, including the -3-dB bandwidth and proportional maximum throughput per channel. When the oversampling ratio increases, there is a proportional improvement in the SNR performance and decrease in the bandwidth of the input filter.


7.3.8 Reference

The ADS8598S can operate with either an internal voltage reference or an external voltage reference using an internal gain amplifier. The internal or external reference selection is determined by an external REFSEL pin, as explained in the *REFSEL (Input)* section. The REFIN/REFOUT pin outputs the internal band-gap voltage (in internal reference mode) or functions as an input for the external reference voltage (in external reference mode). In both cases, the on-chip amplifier is always enabled. Use this internal amplifier to gain the reference voltage and drive the actual reference input of the internal ADC core for maximizing performance. The REFCAPA (pin 45) and REFCAPB (pin 44) pins must be shorted together externally and a ceramic capacitor of 10 μ F (minimum) must be connected between this node and REFGND (pin 43) to ensure that the internal reference buffer is operating as closed loop. Place this capacitor as close as possible to the device to achieve rated performance.



7.3.8.1 Internal Reference

The device has an internal 2.5-V (nominal value) band-gap reference. In order to select the internal reference, the REFSEL pin must be tied high or connected to DVDD. When the internal reference is used, REFIN/REFOUT (pin 42) becomes an output pin with the internal reference value. A $10-\mu$ F (minimum) decoupling capacitor, as shown in \boxtimes 57, is recommended to be placed between the REFIN/REFOUT pin and REFGND (pin 43). The capacitor must be placed as close to the REFIN/REFOUT pin as possible. The output impedance of the internal band-gap creates a low-pass filter with this capacitor to band-limit the noise of the band-gap output. The use of a smaller capacitor increases the reference noise in the system, thus degrading SNR and SINAD performance. Do not use the REFIN/REFOUT pin can be used as a reference source if followed by a suitable op amp buffer.





The device internal reference is factory trimmed to a maximum initial accuracy of ± 2.5 mV. The histogram in $\boxed{8}$ shows the distribution of the internal voltage reference output taken from more than 2100 devices.




図 58. Internal Reference Accuracy at Room Temperature Histogram

The initial accuracy specification for the internal reference can be degraded if the die is exposed to any mechanical, thermal, or environmental stress (such as humidity). Heating the device when being soldered to a printed circuit board (PCB) and any subsequent solder reflow is a primary cause for shifts in the V_{REF} value. The main cause of thermal hysteresis is a change in die stress and therefore is a function of the package, die-attach material, and molding compound, as well as the layout of the device itself.



In order to illustrate this effect, 80 devices were soldered using lead-free solder paste with the suggested manufacturer reflow profile, as explained in the *AN-2029 Handling & Process Recommendations* application report. The internal voltage reference output is measured before and after the reflow process and \boxtimes 59 shows the typical shift in value. Although all tested units exhibit a positive shift in the output voltages, negative shifts are also possible. The histogram in \boxtimes 59 shows the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, which is common on PCBs with surface-mount components on both sides, causes additional shifts in the output voltage. If the PCB is to be exposed to multiple reflows, solder the ADS8598S in the last pass to minimize device exposure to thermal stress.





図 59. Solder Heat Shift Distribution Histogram

The internal reference is also temperature compensated to provide excellent temperature drift over an extended industrial temperature range of -40° C to $+125^{\circ}$ C. 🖾 60 shows the variation of the internal reference voltage across temperature for different values of the AVDD supply voltage. The typical specified value of the reference voltage drift over temperature is 7.5 ppm/°C.





7.3.8.2 External Reference

For applications that require a reference voltage with lower temperature drift or a common reference voltage for multiple devices, the ADS8598S offers a provision to use an external reference, using the internal buffer to drive the ADC reference pin. In order to select the external reference mode, either tie the REFSEL pin low or connect this pin to AGND. In this mode, an external 2.5-V reference must be applied at REFIN/REFOUT (pin 42), which becomes a high-impedance input pin. Any low-drift, small-size external reference can be used in this mode because the internal buffer is optimally designed to handle the dynamic loading on the ADC reference input. The output of the external reference must be filtered to minimize the resulting effect of the reference noise on system performance. 🖾 61 illustrates a typical connection diagram for this mode.







図 61. Device Connections for Using an External 2.5-V Reference

For closed-loop operation of the internal reference buffer, the REFCAPA and REFCAPB pins must be externally shorted together. The output of the internal reference buffer appears at the REFCAP pin. A minimum capacitance of 10 μ F must be placed between the REFCAPA, REFCAPB pins and REFGND (pin 43). Place this capacitor as close as possible to the REFCAPA and REFCAPB pins. Do not use this internal reference buffer to drive external ac or dc loads because of the limited current output capability.

⊠ 62 shows that the performance of the internal buffer output is very stable across the entire operating temperature range of -40° C to $+125^{\circ}$ C. ⊠ 63 shows that the typical specified value of the reference buffer drift over temperature is 5 ppm/°C.




7.3.8.3 Supplying One V_{REF} to Multiple Devices

For applications that require multiple ADS8598S devices, using the same reference voltage source for all ADCs helps eliminate any potential errors in the system resulting from mismatch between multiple reference sources.


 \boxtimes 64 illustrates the recommended connection diagram for an application that uses one device in internal reference mode and provides the reference source for other devices. The device used as source of the voltage reference is bypassed by a 10-µF capacitor on the REFIN/REFOUT pin, whereas the other devices are bypassed with a 100-nF capacitor.





☑ 64. Multiple Devices Connected With an Internal Reference From one Device

⊠ 65 shows the recommended connection diagram for an application that uses an external voltage reference (such as the REF5025) to provide the reference source for multiple devices.



Copyright © 2016, Texas Instruments Incorporated


図 65. Multiple Devices Connected Using an External Reference

7.3.9 ADC Transfer Function

The ADS8598S is a multichannel device that supports two single-ended, bipolar input ranges of ± 10 V and ± 5 V on all input channels. The device outputs 18 bits of conversion data in binary two's complement format for both bipolar input ranges. The format for the output codes is the same across all analog channels.

⊠ 66 depicts the ideal transfer characteristic for each ADC channel for all input ranges. The full-scale range (FSR) for each input signal is equal to the difference between the positive full-scale (PFS) input voltage and the negative full-scale (NFS) input voltage. The LSB size is equal to FSR / 2^{18} = FSR / 262144 because the resolution of the ADC is 18 bits. $\frac{1}{5}$ 2 lists the LSB values corresponding to the different input ranges.








図 66. 18-Bit ADC Transfer Function (Two's Complement Binary Format)

表 2	2. ADC	LSB	Values	for	Different	Input	Ranges
-----	--------	-----	--------	-----	-----------	-------	--------

INPUT RANGE (V)	POSITIVE FULL-SCALE (V)	NEGATIVE FULL-SCALE (V)	FULL-SCALE RANGE (V)	LSB (µV)
±10	10	-10	20	76.295
±5	5	-5	10	38.1475

7.3.10 ADS8598S Device Family Comparison

The ADS8598S belongs to a family of pin-compatible devices. 表 3 lists the devices from this family along with their features.

表 3. Device Family Comp	oarison
-------------------------	---------

PRODUCT	RESOLUTION (Bits)	CHANNELS	SAMPLE RATE (kSPS)
ADS8598H	18	8, single-ended	500
ADS8588H	16	8, single-ended	500
ADS8588S	16	8, single-ended	200
ADS8586S	16	6, single-ended	250
ADS8584S	16	4, single-ended	330
ADS8578S	14	8, single-ended	200



7.4 Device Functional Modes

7.4.1 Device Interface: Pin Description

7.4.1.1 REFSEL (Input)

The REFSEL pin is a digital input pin that enables selection between the internal and external reference mode of operation for the device. If the REFSEL pin is set to logic high, then the internal reference is enabled and selected. If this pin is set to logic low, then the internal band-gap reference circuit is disabled and powered down. In this mode, an external reference voltage must be provided to the REFIN/REFOUT pin. Under both conditions, the internal reference buffer is always enabled.

The REFSEL pin is an asynchronous logic input. The device output on the REFIN/REFOUT pin starts changing immediately with a change in state of the REFSEL input pin. During power-up, the device wakes up in internal or external reference mode depending on the state of the REFSEL input pin.

7.4.1.2 RANGE (Input)

The RANGE pin is a digital input pin that allows the input range to be selected for all analog input channels. If this pin is set to logic high, the device is configured to operate in the ± 10 -V input range for all input channels. If this pin is set to logic low, then all input channels operate in the ± 5 -V input range.

In applications where the input range remains the same for all input channels, the RANGE pin is recommended to be hardwired to the appropriate signal. However, some applications can require an on-the-fly change in the input range by the digital host. For such cases, the RANGE pin functions as an asynchronous input, meaning that any change in the logic input results in an immediate change in the input range configuration of the device. An additional 80 µs must typically be allowed in addition to the device acquisition time for the internal active circuitry to settle to the required accuracy before initiating the next conversion.

The RANGE pin is also used to put the device in standby or shutdown mode depending on the state of the STBY input pin, as explained in the *Power-Down Modes* section.

7.4.1.3 **STBY** (Input)

The STBY pin is a digital input pin used to put the device into one of the two power-down modes: standby and shut down. Set the STBY pin to logic high for normal device operation. If this pin is set to logic low, the device enters either standby mode or shutdown mode depending on the state of the RANGE input pin. Both of these modes are low-power modes supported by the device. In shutdown mode, all internal circuitry is powered down, but in standby mode the internal reference and regulators remain powered to enable a relatively quicker recovery to normal operation.

The STBY pin functions as an asynchronous input, meaning that this pin can be pulled <u>low at</u> anytime during device operation to put the device into one of the two power-down modes. However, if the STBY input is set high to bring the device out of power-down mode, then wait for the specified recovery time, as specified in the *Timing Requirements: Exit Standby Mode* table for proper operation. See the *Power-Down Modes* section for more details on device operation in the two power-down modes.

7.4.1.4 PAR/SER/BYTE SEL (Input)

The PAR/SER/BYTE SEL pin is a digital input pin that selects between the parallel, serial, or parallel byte interface for reading the data output from the device. If this pin is tied to logic low, then the device operates in the parallel interface mode (see the *Parallel Data Read* section). If this pin is tied to logic high, then the serial or parallel byte interface mode is selected depending on the state of the DB15/BYTE SEL pin. If the DB15/BYTE SEL is tied low, then serial mode is selected (see the *Serial Data Read* section) and the parallel byte interface is selected if this pin is tied high (see the *Parallel Byte Data Read* section).



Device Functional Modes (continued)

7.4.1.5 CONVSTA, CONVSTB (Input)

Conversion start A (CONVSTA) and conversion start B (CONVSTB) are active-high, conversion control digital input signals. CONVSTA can be used to simultaneously sample and initiate the conversion process for the first half count of device input channels (channels 1-4), whereas CONVSTB can be used to simultaneously sample and initiate the conversion process for the latter half count of device input channels (channels 1-4). For simultaneous sampling of all input channels, both pins can be shorted together and a single CONVST signal can be used to control the conversion on all input channels. However, in the oversampling mode of operation (see the *Oversampling Mode of Operation* section), both the CONVSTA and CONVSTB signals must be tied together.

On the rising edge of the CONVSTA, CONVSTB signals, the internal track-and-hold circuits for each analog input channel are placed into hold mode and the sampled input signal is converted using an internal clock. The CONVSTA, CONVSTB signals can be pulled low when the internal conversion is over, as indicated by the BUSY signal (see the *BUSY (Output)* section). At this point, the front-end circuit for all analog input channels acquire the respective input signals and the internal ADC is not converting. The output data can be read from the device irrespective of the status of the CONVSTA, CONVSTB pins, as there is no degradation in device performance, as explained in the *Data Read Operation* section.

7.4.1.6 **RESET** (Input)

The RESET pin is an active-high digital input. A dedicated reset pin allows the device to be reset at any time in an asynchronous manner. All digital circuitry in the device is reset when the RESET pin is set to logic high and this condition remains active until the pin returns low. The device must always be reset after power-up as well as after recovery from shut-down mode when all supplies and references have settled to the required accuracy. If the RESET is issued during an ongoing conversion process, then the device aborts the conversion and output data are invalid. If the reset signal is applied during a data read operation, then the output data registers are all reset to zero.

In order to initiate the next conversion cycle after deactivating a reset condition, allow for a minimum time delay between the falling edge of the RESET input and the rising edge of the CONVSTA, CONVSTB inputs (see the *Timing Requirements: CONVST Control* table). Any violation in this timing requirement can result in corrupting the results from the next conversion.

7.4.1.7 **RD**/SCLK (Input)

RD/SCLK is a dual-function pin. 表 4 explains the usage of this pin under different operating conditions of the device.

DEVICE OPERAT	TING CONDITION	FUNCTIONALITY OF THE RD/SCLK INPUT
Parallel interface	PAR/SER/BYTE SEL = 0 DB15/BYTE SEL = x	Functions as an active-low digital input pin to read the output data from the device. In parallel or parallel byte interface mode, the output bus is enabled when both the
Parallel byte interface	PAR/SER/BYTE SEL = 1 DB15/BYTE SEL = 1	CS and RD inputs are tied to a logic low input (see the <i>Data Read Operation</i> section).
Serial interface		Functions as an external clock input for the serial data interface. In serial mode, all synchronous accesses to the device are timed with respect to the rising edge of the SCLK signal (see the <i>Serial Data Read</i> section).

表 4. RD/SCLK Pin Functionality

7.4.1.8 CS (Input)

The CS pin indicates an active-low, chip-select signal. A rising edge on the CS signal configures all data lines in tri-state mode. This function allows multiple devices to share the same output data lines. The falling edge of the CS signal marks the beginning of the output data transfer frame in any interface mode of operation for the device. In the parallel and parallel byte interface modes, both the CS and RD input pins must be driven low to enable the digital output bus for reading the conversion data (DB[15:0] for parallel and DB[7:0] for parallel byte interface). In serial mode, the falling edge of the CS signal takes the DOUTA, DOUTB serial data output lines out of tri-state mode and outputs the MSB of the previous conversion result.



7.4.1.9 OS[2:0]

The OS[2:0] pins are active-high digital input pins used to configure the oversampling ratio for the internal digital filter on the device. OS2 is the MSB control bit and OS0 is the LSB control bit. 表 1 provides the decoding of the OS[2:0] bits for different oversampling rates. As described in 表 1, an increase in the OSR mode improves the typical SNR performance for both input ranges and reduces the 3-dB input bandwidth as well as the maximum-allowed throughput per channel.

7.4.1.10 BUSY (Output)

BUSY is an active-high digital output signal. This pin goes to logic high after the rising edges of both the CONVSTA and CONVSTB signals, indicating that the front-end, track-and-hold circuits for all input channels are in hold mode and that the ADC conversion has started. When the BUSY signal goes high, any activity on the CONVSTA or CONVSTB inputs has no effect on the device. The BUSY output remains high until the conversion process for all channels is completed and the conversion data are latched into the output data registers for read out. If the conversion data are read for the previous conversion when BUSY is high, ensure that the data read operation is complete before the falling edge of the BUSY output.

7.4.1.11 FRSTDATA (Output)

FRSTDATA is an active-high digital output signal that indicates if the conversion data output for the first analog input channel of the ADC (AIN_1P and AIN_1GND) is being read out in either of the interface modes. The FRSTDATA output pin comes out of tri-state when the CS input is pulled from a high to a low logic level. 表 5 indicates the functionality of the FRSTDATA output in different interface modes of the device.

DEVICE OPERA	TING CONDITION	
MODE	CONDITIONS	FUNCTIONALITY OF THE FRSTDATA OUTPUT
Parallel mode	PAR/SER/BYTE SEL = 0, DB15/BYTE SEL = x	The first falling edge of the $\overline{\text{RD}}$ signal corresponding to the output result of channel 1 sets the FRSTDATA output to a logic high level. This setting indicates that the data output from channel 1 is being read on the parallel output bus (DB[15:0]). The FRSTDATA output goes low at the third falling edge of the $\overline{\text{RD}}$ signal and remains low until the conversion data output from all other channels is read.
Parallel byte mode	PAR/SER/BYTE SEL = 1, DB15/BYTE SEL = 1	The first falling edge of the $\overline{\text{RD}}$ signal corresponding to one byte of the output of channel 1 sets the FRSTDATA output to a logic high level. This setting indicates that one byte of the data output from channel 1 is being read on the parallel output bus (DB[7:0]). The FRSTDATA output remains high at the next two falling edges of the RD signal to read the second and third byte of the channel 1 output. This pin goes low on the fourth falling edge of the RD signal and remains low until the conversion data output from all other channels is read.
Serial mode	PAR/SER/BYTE SEL = 1, DB15/BYTE SEL = 0	The FRSTDATA output goes to a logic high state on the falling edge of the \overline{CS} signal when the MSB of the channel 1 conversion result is output on DOUTA at this instant. The FRSTDATA pin goes low at the 18th falling edge of the SCLK input, indicating that all 18 bits of the channel 1 output have been read. This pin remains low until the conversion data output from all other channels is read.

表 5. FRSTDATA Pin Functionality

7.4.1.12 DB15/BYTE SEL

DB15/BYTE SEL is a dual-function, digital input, output pin.

When the device operates in parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 0$), this pin functions as a digital output. In this mode, this pin is active when the \overline{CS} signal is pulled low. This pin outputs bit 17 of the conversion result during the first \overline{RD} pulse and bit 1 of the same conversion result during the second \overline{RD} pulse.

When the device does not operate in parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 1$), this pin functions as a digital control input pin to select between the serial and parallel byte interface modes. The device operates in the serial interface mode when the DB15/BYTE SEL pin is tied low and the device operates in the parallel byte interface mode when this pin is tied to a logic high input.



7.4.1.13 DB14/HBEN

DB14/HBEN is a dual-function, digital input, output pin.

When the device operates in parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 0$), this pin functions as a digital output. In this mode, this pin is active when the \overline{CS} signal is pulled low. This pin outputs bit 16 of the conversion result during the first \overline{RD} pulse and bit 0 of the same conversion result during the second \overline{RD} pulse.

When the device operates in parallel byte interface mode ($\overline{PAR}/SER/BYTE SEL = 1$ and DB15/BYTE SEL = 1), this pin functions as a digital control input pin that selects if the MSB byte or the LSB byte is output first. If the DB14/HBEN pin is tied to logic high, then the MSB byte (bit[17:10]) is output first followed by the mid byte (bit[9:2]) followed by the LSB byte (bit[1:0] and six zeros) and vice-versa if this pin is tied to logic low.

When the device operates in serial interface mode (PAR/SER/BYTE SEL = 1 and DB15/BYTE SEL = 0), this pin must be tied to AGND or to a logic low input.

7.4.1.14 DB[13:9]

DB[13:9] are digital output pins. In parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 0$), these pins output bit 15 to bit 11 of the conversion result for each analog channel when both the CS and RD signals are pulled low. When the device is not in parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 1$), these pins must be tied to AGND or to a logic low input.

7.4.1.15 DB8/DOUTB

DB8/DOUTB is a dual-function digital output pin.

In parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 0$), use this pin to output bit 10 of the conversion result followed by a zero for each analog channel when both the \overline{CS} and \overline{RD} signals are pulled low.

When the device operates in parallel byte interface mode (PAR/SER/BYTE SEL = 1 and DB15/BYTE SEL = 1), this pin remains in a tri-state mode.

In serial interface mode ($\overline{PAR}/SER/BYTE SEL = 1$ and DB15/BYTE SEL = 0), this pin outputs the conversion data for the second half count of device input channels (channels 5-8).

7.4.1.16 DB7/DOUTA

DB7/DOUTA is a dual-function digital output pin.

In parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 0$), use this pin to output bit 9 of the conversion result followed by a zero for each analog channel when both the \overline{CS} and \overline{RD} signals are pulled low.

When the device operates in parallel byte interface mode ($\overline{PAR}/SER/BYTE SEL = 1$ and DB15/BYTE SEL = 1), this pin outputs the MSB of the output byte of the conversion data.

In serial interface mode ($\overline{PAR}/SER/BYTE SEL = 1$ and DB15/BYTE SEL = 0), use this pin to output conversion data for the first half count of device input channels (channels 1-4).

7.4.1.17 DB[6:0]

DB[6:0] are digital output pins.

In parallel interface mode ($\overline{PAR}/SER/BYTE SEL = 0$), these pins output bit 8 to bit 2 of the conversion result followed by a zero for each analog channel when both the \overline{CS} and \overline{RD} signals are pulled low.

When the device operates in parallel byte interface mode ($\overline{PAR}/SER/BYTE SEL = 1$ and DB15/BYTE SEL = 1), these pins along with the DB7 pin output the 18-bit conversion result in MSB-first fashion in three consecutive \overline{RD} operations.

When the device operates in serial interface mode ($\overline{PAR}/SER/BYTE SEL = 1$ and DB15/BYTE SEL = 0), these pins must be tied to AGND or to a logic low input.



7.4.2 Device Modes of Operation

The ADS8598S supports multiple modes of operation that can be programmed using the hardware pins. This functionality allows the device to be easily configured without any complicated software programming. This section provides details about the normal, power-down (standby and shutdown), and oversampling modes of operation of the device.

7.4.2.1 Power-Down Modes

For applications that are sensitive to power consumption, the ADS8598S offers a built-in, power-down feature. The device supports two power-down modes: standby mode and shutdown mode. As shown in $\overline{\mathbf{x}}$ 6, the device can enter either power-down mode by pulling the STBY pin to a logic low level. Additionally, the selection between these two power-down modes is done by the state of the RANGE pin.

表 6. Power-Down	Mode Selection
-----------------	----------------

POWER DOWN MODE	STBY	RANGE
Standby	0	1
Shutdown	0	0

7.4.2.1.1 Standby Mode

The device supports a low-power standby mode in which only part of the circuit is powered down. The analog front-end, signal-conditioning circuit for each channel remains powered down in this mode, but the internal reference and regulator are not powered down. In standby mode, the total power consumption of the device is typically equal to 19 mW.

In order to enter standby mode, the $\overline{\text{STBY}}$ input pin must be set to logic low and the RANGE input pin must be set to a logic high value. The device can be asynchronously put into this mode by configuring the $\overline{\text{STBY}}$ and RANGE inputs at anytime during device operation.

The device exits standby mode when a logic high input is applied to the $\overline{\text{STBY}}$ pin. At this time, the internal circuitry starts powering up and takes a minimum time of 100 µs to settle before the next conversion can be initiated. See the *Timing Requirements: Exit Standby Mode* table and \mathbb{Z} 8 for timing details.

7.4.2.1.2 Shutdown Mode

The device supports a low-power shutdown mode in which the entire internal circuitry is powered down. In shutdown mode, the total power consumption of the device is typically equal to $1 \mu W$.

In order to enter shutdown mode, the STBY input pin must be set to logic low and the RANGE input pin must be set to a logic low value. The device can be asynchronously put into this mode by configuring the STBY and RANGE inputs at anytime during device operation.


The device exits shutdown mode when a logic high input is applied to the $\overline{\text{STBY}}$ pin. At this time, the internal circuitry starts powering up and takes a minimum time of 13 ms to settle in external reference mode before the next conversion can be initiated. After recovery from shutdown mode, a RESET signal must be applied before the next conversion can be initiated. See the *Timing Requirements: Exit Shutdown Mode* table and \boxtimes 9 for timing details.

7.4.2.2 Conversion Control

The ADS8598S offers easy and precise control to simultaneously sample all analog input channels or pairs of input channels. The sampling instant can be user-controlled through the digital pins, CONVSTA and CONVSTB. Simultaneously capturing the input signal on all analog input channels is extremely useful in certain applications that are sensitive to additional phase delay between input channels caused by sequential sampling. This section describes the methodology to simultaneously sample all input channels or pairs of input channels for the device.

7.4.2.2.1 Simultaneous Sampling on All Input Channels

The ADS8598S allows all the analog input channels to be simultaneously sampled. In order to do so, the CONVSTA and CONVSTB signals must be tied together (see \boxtimes 67) and a single CONVST signal must be used to control the sampling of all analog input channels of the device. \boxtimes 67 also provides the sequence of events described in this section.



☑ 67. Simultaneous Sampling of All Input Channels in Parallel Interface Timing Diagram

There are four events that describe the internal operation of the device when all input channels are simultaneously sampled and the data are read back. These events are:

- Event 1: Simultaneous sampling of all analog input channels is initiated with the rising edge of the CONVST signal. The input signals on all channels are sampled at this same instant because both the CONVSTA and CONVSTB inputs are tied together. The sampled signals are then converted by the ADC using a precise onchip oscillator clock. At the beginning of the conversion phase of the ADC, the BUSY output goes high and remains high through a maximum-specified conversion time of t_{CONV} (see the *Timing Requirements: CONVST Control* table).
- Event 2: At this instant, the ADC has completed the conversion for all input channels and the BUSY output
 goes to logic low. The falling edge of the BUSY signal indicates the end of conversion and that the internal
 registers are updated with the conversion data. At this instant, the device is ready to output the correct
 conversion results for all channels on the parallel output bus (DB[15:0]), or serial output lines (DOUTA,
 DOUTB), or parallel byte bus (DB[7:0]).
- Event 3: This example shows the data read operation in parallel interface mode with both \overline{CS} and \overline{RD} tied together. After BUSY goes low, the first falling edges of \overline{CS} and \overline{RD} output the most significant 16 bits conversion result of channel 1 (AIN_1) on the parallel output bus. The next falling edges of \overline{CS} and \overline{RD} output the two least significant bits on DB1 and DB0 respectively. Similarly, the conversion results for the remaining channels are output on the parallel bus on subsequent falling edges of the \overline{CS} and \overline{RD} signals in a sequential manner. If all channels are not used in the conversion process, tie the unused channels to AGND or any known voltage within the selected input range. The ADC always converts all analog input channels and the results for unused channels are included in the output data stream, thus all unused channels must be tied to AGND or known voltage within the range. The FRSTDATA output goes high on the first falling edges of the \overline{CS} and \overline{RD} signals, indicating that the parallel bus is carrying the output result from channel <u>1</u>. The FRSTDATA output stays high until the AIN_1 data output is read out. On the next falling edges of the \overline{CS} and \overline{RD} signals, FRSTDATA goes low and stays low if the \overline{CS} and \overline{RD} inputs are low.
- **Event 4:** After the conversion results for all analog channels are output from the device, the data frame can be terminated by pulling the CS and RD signals to logic high. The parallel bus and FRSTDATA output go to tri-state until the entire sequence is repeated beginning from event 1.


Events 1 and 2 are common to all interface modes of operation (parallel or serial or parallel byte).



7.4.2.2.2 Simultaneous Sampling Two Sets of Input Channels

The ADS8598S allows two sets of analog input channels to be simultaneously sampled. In order to do so, the CONVSTA and CONVSTB signals must be separate control inputs (as shown in 🗵 68) and the device must not operate in any oversampling mode. Electrical grid relay protection is an application that can benefit from being able to sample the inputs in two groups. The delay of the signal through the voltage channels is often different from the delay on the channels measuring current. The difference in delay created by the voltage and current signal paths can be corrected by adjusting the sampling of the two groups of inputs (voltage and current) to the device.

The timing diagram of \boxtimes 68 shows the sequence of events described in this section.



2 68. Simultaneous Sampling of All Input Channels in Parallel Interface Timing Diagram

There are four events that describe the internal operation of the device when pairs of input channels are simultaneously sampled and the data are read back. These events are:

- **Event 1(a):** A rising edge on the CONVSTA signal initiates simultaneous sampling of the first set of analog input channels (channels 1-4). The sampling circuits on the first set of analog input channels enter hold mode and the input signals on these channels are sampled at the same instant. The ADC does not begin conversion until the input signals on the second set of channels are sampled.
- Event 1(b): A rising edge on the CONVSTB signal initiates simultaneous sampling of the second set of analog input channels (channels 5-8). The sampling circuits for the second set of analog input channels enter hold mode and the input signals on these channels are sampled at the same instant. When the rising edges of both the CONVSTA and CONVSTB signals have occurred, the ADC converts all sampled signals using a precise, on-chip oscillator clock. At the beginning of the conversion phase of the ADC, the BUSY output goes high and remains high through a maximum-specified conversion time of t_{CONV} (see the *Timing Requirements: CONVST Control* table).
- Event 2: Same as event 2 in the Simultaneous Sampling on All Input Channels section.
- Event 3: Same as event 3 in the Simultaneous Sampling on All Input Channels section.
- Event 4: Same as event 4 in the Simultaneous Sampling on All Input Channels section.

Events 1(a), 1(b), and 2 are common to all interface modes of operation (parallel, serial, or parallel byte).



7.4.2.3 Data Read Operation

The ADS8598S updates the internal data registers with the conversion data for all analog channels at the end of every conversion phase (when BUSY goes low). As described in the *Timing Requirements: Data Read Operation* table, if the output data are read after BUSY goes low, then the device outputs the conversion results for the current sample. However, if the output data are read when BUSY is high, then the device outputs conversion results for the previous sample. Under both conditions, the device supports three interface options as explained in 表 7 depending on the status of the PAR/SER/BYTE SEL and DB15/BYTE SEL pins.

SELECTED INTERFACE MODE	PAR/SER/BYTE SEL	DB15/BYTE SEL
Parallel interface	0	x
Parallel byte interface	1	1
Serial interface	1	0

表 7. Data Read Back Interface Mode Selection

7.4.2.3.1 Parallel Data Read

The ADS8598S supports a parallel interface mode for reading the device output data using the control inputs (\overline{CS} and \overline{RD}) the parallel output bus (DB[15:0]), the FRSTDATA indicator, and the BUSY indicator. This interface mode is selected by applying a logic low input on the PAR/SER/BYTE SEL input pin. Depending on the application requirements, the \overline{CS} and \overline{RD} control inputs can be tied together or used as separate control inputs in the parallel interface mode.

For applications that use only one device in the system and does not share the parallel output bus with any other devices, the <u>CS</u> and <u>RD</u> input signals can be tied together. Alternatively, the <u>CS</u> signal can be permanently tied low and the <u>RD</u> signal can be used to clock the data out of the device. The timing diagram for this mode of operation is described in the *Timing Requirements: Parallel Data Read Operation, CS and RD Tied Together* table. In this mode the parallel output bus, DB[15:0], is activated (comes out of tri-state) on the falling edge of the <u>CS/RD</u> signal. At the first falling edge of the <u>CS/RD</u> signal, the most significant 16 bits for output data of channel 1 become available on the parallel bus to be read by the digital host. At the next falling edge of the <u>CS/RD</u> signal, the least significant two bits for output data of channel 1 become available on DB15 and DB14, respectively. The DB[13:0] pins are held low in this pulse. The FRSTDATA output is held high during the data readback of channel 1, indicating channel 1 data are ready to be read back. The output data for the remaining channels are clocked out on the parallel bus on subsequent falling edges of the <u>CS</u> and <u>RD</u> signal in a sequential manner. At the third falling edge of the <u>RD</u> signal, the FRSTDATA output goes low and is held low

For applications that use multiple devices in the system, the CS and RD input signals must be driven separately. The timing diagram for this mode of operation is described in the *Timing Requirements: Parallel Data Read Operation, CS and RD Separate* table. A falling edge of the CS input can be used to activate the parallel bus for a particular device in the system. The RD signal clocks the conversion data out of the device. At the first falling edge of the RD signal, the most significant 16 bits for output data of channel 1 become available on the parallel bus to be read by the digital host. At the next falling edge of the RD signal, the least significant two bits for the output data of channel 1 become available on DB15 and DB14, respectively. The DB[13:0] pins are held low in this pulse. The FRSTDATA output is held high during the data readback of channel 1, indicating channel 1 data are ready to be read back. On subsequent falling edges of the RD signal, the output data for the remaining channels are clocked out on the parallel bus in a sequential manner. At the third falling edge of the RD signal, the FRSTDATA output goes low and remains low until going to tri-state at the next rising edge of the CS signal.

7.4.2.3.2 Parallel Byte Data Read

The ADS8598S supports a parallel byte interface mode for reading the device output data using the control inputs (CS and RD), the parallel output bus (DB[15:0]), the FRSTDATA indicator, and the BUSY indicator. This interface mode is selected by applying a logic high input on the PAR/SER/BYTE SEL input pin and a logic high input on the DB15/BYTE SEL input pin. The parallel byte interface mode is very similar to the parallel interface mode, except that the output data for each channel is read in three data transfers of 8-bit byte sizes.

The order of most significant byte (MSB byte) to least significant byte (LSB byte) is decided by the logic input state of the DB14/HBEN pin. In parallel byte mode, the DB14/HBEN pin functions as a control input. When DB14/HBEN pin is tied high, the MSB byte of the conversion results is output first followed by the Mid byte followed by the LSB byte. This order is reversed when DB14/HBEN is tied to logic low.



The *Timing Requirements: Byte Mode Data Read Operation* table describes the <u>data</u> read back operation during parallel byte mode when the DB14/HBEN pin is tied high. A falling edge of the CS input is used to activate the parallel bus, DB[7:0] for the device. The RD signal is then used to clock the conversion data out of the device. In this mode, three RD pulses are required to read the full data output for each analog channel. At the first falling edge of the RD signal, the first byte of the channel 1 conversion result becomes available on DB[7:0]. This byte is followed by the second and third bytes of conversion data on the next two falling edges of the RD signal. On subsequent falling edges of the RD signal, the output data for the remaining channels are clocked out in chunks of 8-bit bytes on DB[7:0] in a sequential manner. Thus, a total of 24 RD pulses are required to read the output for all input channels of the ADS8598S.

In this mode, the FRSTDATA output goes high at the first falling edge of the RD signal. FRSTDATA remains high for three RD pulses until channel one conversion result is output. At the fourth falling edge of the RD signal, the FRSTDATA output goes low and remains low throughout the data read operation until going to tri-state at the next rising edge of the CS signal.

The ADC internally appends additional zeros to the 18-bit output data to generate 24-bit data. 表 8 describes the expected output on the three bytes for a given ADC converted code of 34567h for different DB14/HBEN settings.

ADC OUTPUT CODE	DB14/HBEN	1ST BYTE	2ND BYTE	3RD BYTE
34567h	1	D1h	59h	C0h
3430711	0	C0h	59h	D1h

表 8. Parallel BYTE Data Read Back

7.4.2.3.3 Serial Data Read

The ADS8598S supports a serial interface mode for reading the device output data. This interface mode is selected by applying a logic high input on the PAR/SER/BYTE SEL input pin and a logic low input on the DB15/BYTE SEL input pin. This interface mode uses a CS control input, a communication clock input (SCLK), BUSY and FRSTDATA output indicators, and serial data output lines DOUTA and DOUTB.

☑ 5 illustrates the timing diagram for data read in serial mode for one channel of the ADC, framed by the CS signal. When the CS input is high, the serial data output and FRSTDATA output lines are in tri-state and the SCLK input is ignored. On the falling edge of the CS signal, the output lines become active and the MSB of the conversion result comes out on DOUTA, DOUTB. The MSB can be read by the host processor on the next falling edges of the SCLK signal and can be read by the host processor on the corresponding falling edges. Thus, a total of 18 SCLK cycles are required to clock out 18 bits of conversion result for each channel and the same process can be repeated for the remaining channels in an ascending order. The CS input can be left at a logic low level for the entire data retrieval process for all analog channels or used to frame the retrieval of the 18-bit output data for each analog channel.

The ADS8598S can output the conversion results on one or both of the serial data output lines, DOUTA and DOUTB. The conversion results from the first set of channels (channels 1-4) appear first on DOUTA, followed by the second set of channels (channels 5-8) if only DOUTA is used for reading data. This order is reversed for DOUTB, in which the second set of channels appear first followed by the first set of channels. The use of both data output lines reduces the time needed for data retrieval and a higher throughput can therefore be achieved in this mode.

The FRSTDATA output is in tri-state when the \overline{CS} signal is high. As illustrated in $\boxtimes 5$, FRSTDATA goes high on the first falling edge of the \overline{CS} signal when the MSB of channel 1 is output on DOUTA. The FRSTDATA output remains high for the next 18 SCLK cycles until all data bits of channel 1 are read from the device. The FRSTDATA output returns to a logic low level at the 18th falling edge of the SCLK signal. If data are also read on DOUTB in serial mode, then FRSTDATA remains high when the first channel of the second set of channels is read from the device. The high state of FRSTDATA corresponds to channel 5 for the ADS8598S.

Based on the previous description of the different pins in serial interface mode, conversion data can be read out of the device in several different ways. Some example recommendations are provided below:

 The conversion data can be read out of the device using only one of the two serial output lines, DOUTA or DOUTB. In this case, using DOUTA for output data read back is recommended because channel 1 data appear first on DOUTA followed by the data for other channels in ascending order. To read the data for all channels, provide a total of 18 x 8 = 144 SCLK cycles. This entire data frame can be created within a single CS pulse or each group of 18 SCLK cycles can be individually framed by the CS signal. The primary

FXAS

disadvantage of using just one data line for reading conversion data is that the throughput is reduced if a data read operation is performed after conversion. \boxtimes 69 shows this operation.





图 69. Data Read Back in the Serial Interface Using Either DOUTA or DOUTB Timing Diagram





7.4.2.3.4 Data Read During Conversion


The ADS8598S supports data read operation when the BUSY output is high and the internal ADC is converting. The ADC outputs conversion results for previous sample if data read back is performed during an ongoing conversion. Any of the three interface modes (parallel, parallel byte, or serial) in any combination of oversampling modes can be used to read the device output during an ongoing conversion. The data read back during conversion mode allows faster throughput to be achieved from the device. There is no degradation in performance if data are read from the device during the conversion process, using any of the three interface modes. All channel data must be read before the BUSY signal goes low.



The *Timing Requirements: Data Read Operation* table describes the timing diagram for data read back during conversion. The timing specification t_{DZ_CSBSY} (the delay between the rising edge of the CS signal and the falling edge of the BUSY signal) must be met because the output data registers are updated with the current conversion results just before the falling edge of the BUSY signal and any read operation during this time can corrupt the register update.

7.4.2.4 Oversampling Mode of Operation

The ADS8598S supports the oversampling mode of operation using an on-chip averaging digital filter, as explained in the *Digital Filter and Noise* section. The device can be configured in oversampling mode by the OS[2:0] pins (see the OS[2:0] section). 🖾 71 shows a typical timing diagram for the oversampling mode of operation. The input on the OS pins is latched on the falling edge of the BUSY signal to configure the oversampling rate for the next conversion.



☑ 71. OSR Mode Operation Timing Diagram

In the oversampling mode of operation, both the CONVSTA and CONVSTB signals must be tied together or driven together. As shown in 🛛 71, the BUSY signal duration varies with the OSR setting because the conversion time increases with increases in OSR. The high time for the BUSY signal increases with the OSR setting, as listed in the *Timing Requirements: CONVST Control* table.


For any particular OSR setting, the maximum achievable throughput per channel is specified in $\frac{1}{8}$ 1. If the application is running at a lower throughput, then a higher OSR setting can be selected for further noise reduction and SNR improvement. To maximize the throughput per channel, perform a data read when BUSY is high and a conversion is ongoing in OSR mode. This process enables data read for the previous conversion (see the *Data Read During Conversion* section). At the falling edge of the BUSY signal, the internal data registers are updated with the new conversion data; thus the read operation must complete and \overline{CS} must be pulled high for at least t_{DZ CSBSY} before BUSY goes low (see the *Timing Requirements: Data Read Operation* table).



ADS8598S JAJSDX4 – SEPTEMBER 2017


www.tij.co.jp

Oversampling the input signal reduces noise during the conversion process, thus reducing the histogram code spread for a dc input signal to the ADC. ⊠ 72 to ⊠ 77 show the effect of oversampling on the output code spread in a dc histogram plot.





In OSR modes, the device adds a digital filter at the output of the ADC. The digital filter affects the frequency response of the entire data acquisition system including the internal low-pass analog filter and the oversampling digital filter. $\boxed{2}$ 78 to $\boxed{2}$ 83 show the frequency response curves for different OSR settings in the ±10-V range.



8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ADS8598S enables high-precision measurement of up to eight analog signals simultaneously. The device is a fully-integrated data acquisition systems based on an 18-bit successive approximation (SAR) analog-to-digital converter (ADC). The device includes an integrated analog front-end for each input channel and an integrated voltage reference with a precision reference buffer. As such, this device does not require any additional active circuits for driving the analog input pins of the ADC.

8.2 Typical Applications



8.2.1 8-Channel, Data Acquisition System (DAQ) for Power Automation

(1) Decoupling the AVDD capacitor applies to each AVDD pin.

(2) REGCAP1 and REGCAP2: each pin requires separate decoupling capacitors.

図 84. 8-Channel DAQ for Power Automation Using the ADS8598S



Typical Applications (continued)

This application example involves the measurement of electrical variables in a power system. The accurate measurement of electrical variables in a power grid is extremely critical because this measurement helps determine the operating status and running quality of the grid. Such accurate measurements also help diagnose potential problems with the power network so that these problems can be resolved quickly without having any significant service impact. The key electrical parameters include amplitude, frequency, and phase measurement of the voltage and current on the power lines. These parameters are important to enable metrology in the power automation system to perform harmonic analysis, power factor calculation, power quality assessment, and so forth.

8.2.1.1 Design Requirements

To begin the design process, a few parameters must be decided upon. The designer must know the following:


- Output range of the current transformers (elements labeled CT in 🛛 84)
- Input impedance required from the analog front-end for each channel
- Fundamental frequency of the power system
- Number of harmonics that must be acquired
- Type of signal conditioning required from the analog front-end for each channel

8.2.1.2 Detailed Design Procedure

For the ADS8598S, each channel incorporates an analog front-end composed of a programmable gain amplifier (PGA), analog low-pass filter, and ADC input driver. The analog input for each channel presents a constant resistive impedance of 1 M Ω independent of the ADC sampling frequency and range setting. The high input impedance of the analog front-end circuit allows direct connection to potential transformers (PT) and current transformers (CT). The ADC inputs can support up to ±10-V or ± 5-V bipolar inputs and the integrated signal conditioning eliminates the need for external amplifiers or ADC driver circuits.

The PT and CT used in the system, as illustrated in 🛛 84, have a ± 10 -V output range. Although PT and CT provide isolation from the power system, a series resistor must be placed on the analog input channels. The series resistor helps limit the input current to ± 10 mA if the input voltages exceed ± 15 V. For applications that require protection against overvoltage or fast transient events beyond the specified absolute maximum ratings of the device, an external protection clamp circuit using transient voltage suppressors (TVS) and ESD diodes is recommended.

A low-pass filter is used on each analog input channel to eliminate high-frequency noise pickup and minimize aliasing. \boxtimes 85 shows an example of the recommended configuration for an input RC filter. A balanced RC filter configuration matches the external source resistance on the positive path (AIN_nP) with an equal resistance on the negative path (AIN_nGND). Matching the source impedance in the positive and negative path allows for better common-mode noise rejection and helps maintain the dc accuracy of the system by canceling any additional offset error contributed by the external series resistance.







Typical Applications (continued)

The primary goal of the data acquisition system illustrated in \mathbb{Z} 84 is to measure up to 20 harmonics in a 60-Hz power network. Thus, the analog front-end must have sufficient bandwidth (as shown in \pm 1) to detect signals up to 1260 Hz.

$$f_{MIN} = (20 + 1) \times 60 Hz = 1260 Hz$$

(1)

Based on the bandwidth calculated in \vec{x} 1, the ADS8598S is set to simultaneously sample all eight channels at 20 kSPS, which is sufficient throughput to clearly resolve the highest harmonic component of the input signal. The pass band of the low-pass filter configuration illustrated in 🛛 85 is determined by the -3-dB frequency, calculated according to \vec{x} 2.

$$f_{-3dB} = \frac{1}{2\pi \times (R1 + R2) \times C_{f}} = \frac{1}{2\pi \times (4.3k\Omega + 4.3k\Omega) \times 5.6nF} = 3.3 \text{ kHz}$$
(2)

The value of C_F is selected as 5.6 nF, a standard capacitance value available in 0603-size surface-mount components. In combination with the resistor R_F , this low-pass filter provides sufficient bandwidth to accommodate the required 20 harmonics for the input signal of 60 Hz.

The ADS8598S can operate with either the internal voltage reference or an external reference. The *Internal Reference* section describes the electrical connections and recommended bypass capacitors when using the internal reference. Alternatively for applications that require a higher precision voltage reference, \boxtimes 86 shows an example of an external reference circuit. The REF5025 provides a very low drift, and very accurate external 2.5-V reference. The resistor R_{FILT} and capacitor C_{FILT} form a low-pass filter to reduce the broadband noise and minimize the resulting effect of the reference noise on the system performance.




図 86. External Reference Circuit for the ADS8598S



Typical Applications (continued)

8.2.1.3 Application Curve

 \boxtimes 87 shows the frequency spectrum of the data acquired by the ADS8598S for a sinusoidal, ±10-V input at 60 Hz.

The ac performance parameters measured by this design are:

- SNR = 93.95 dB; SINAD = 93.75 dB
- THD = -105 dB; SFDR = 108.7 dB




図 87. Frequency Spectrum for a Sinusoidal ±10-V Signal at 50 Hz

8.2.2 Extending the Analog Input Voltage Range

Multiple real-world applications require the ADC to acquire input voltages outside the ±10-V range. This requirement can be achieved by scaling the input signal to match the ADC input voltage range. The existing solutions achieve this matching by using precision-matched resistors to attenuate the signal and buffering the attenuated signal using a suitable amplifier to drive the ADC input. This attenuation needs precision resistors, amplifiers with a required high-voltage supply to buffer the signals. Care must be taken to avoid loading of the source by the attenuator.




図 88. High-Voltage DAQ System

8.2.2.1 Design Requirements

To begin the design process, a few parameters must be decided upon. The designer must know the following:

- Input range of the signal
- Allowed error in the measured output

TEXAS INSTRUMENTS

www.tij.co.jp

Typical Applications (continued)

8.2.2.2 Detailed Design Procedure

For the ADS8598S, each channel incorporates an analog front-end with a constant resistive input impedance of 1 M Ω . The input resistance is independent of the PGA range selection or ADC sampling frequency. The input impedance along with the feedback resistance of the programmable gain amplifier (PGA) help achieve the required attenuation for the input high voltage signal to feed the ADC inputs.

As illustrated in \boxtimes 88, a series resistance can be added to the AIN_nP and AIN_nGND pins. As shown in \exists 3, this series resistance increases the input impedance. When using high values of series resistances, avoid using a parallel capacitor between the AIN_nP and AIN-nGND pins. The leakage current of the capacitor introduces additional gain error.

$$R_{eff_imp} = 1M\Omega + R_{S}$$
(3)

The increased series resistance along with the PGA feedback resistance increases the attenuation offered by the PGA, thus increasing the allowed input voltage range. $\vec{\pm}$ 4 calculates the increased input voltage range. Conversely, $\vec{\pm}$ 5 can be used to calculate the value of series resistance R_S based on the required input voltage range.

$$V_{max} = \frac{V_{RANGE_ADC} \times R_{eff_imp}}{1M\Omega}$$

$$R_{S} = \left(\frac{V_{max}}{V_{RANGE_ADC}} - 1\right) M\Omega$$
(5)

The additional series resistance introduces gain error in the system because the external resistors have mismatch and are not matched to the internal impedance of the ADC. Thus, high-accuracy, low-drift external resistors must be used. The gain error resulting from mismatch in external resistor and internal resistor must be calibrated to achieve the required accuracy levels.

8.2.2.2.1 Performance Results

 $\frac{1}{8}$ 9 shows the worst-case accuracy achieved across input range for high-voltage data capture using the design technique described previously at 25°C and 70°C. The R_s used for these experiments were chosen to have 0.1% tolerance and temperature drift of 50 ppm/°C.

			,	1 0 0	
ADC RANGE	R _S (MΩ)	V _{IN} (Max)	TEMPERATURE	ACCURACY WITHOUT CALIBRATION	ACCURACY WITH CALIBRATION
.10.1/	3	. 40. \/	25°C	0.726%	0.003%
±10 V	3	±40 V	70°C	0.680%	0.009%
.10.1/	4	±20 V	25°C	0.577%	0.004%
±10 V	1	±20 V	70°C	0.502%	0.003%
±10 V	0.2	.12.1/	25°C	0.205%	0.001%
±10 V	0.2	±12 V	70°C	0.128%	0.004%
±5 V	3	±20 V	25°C	0.926%	0.002%
V C±	3	±20 V	70°C	0.753%	0.006%
±5 V	2	.15.1/	25°C	0.709%	0.004%
V C±	Z	±15 V	70°C	0.644%	0.006%

表 9. Accuracy With an Extended Input Voltage Range



9 Power Supply Recommendations

The ADS8598S uses two separate power supplies: AVDD and DVDD. The AVDD supply provides power to the ADC and internal circuits, and DVDD is used for the digital interface. AVDD and DVDD can be set independently to voltages within the permissible range.

The AVDD supply can be set in the range of 4.75 V to 5.25 V. A low-noise, linear regulator is recommended to generate the analog supply voltage. The device has four AVDD pins. Each AVDD pin must be decoupled with respect to AGND using a 1- μ F capacitor. Place the 1- μ F capacitor as close to the supply pins as possible.

The DVDD supply is used to drive the digital I/O buffers and can be set in the range of 2.3 V to a maximum value equal to the AVDD voltage. This range allows the device to interface with most state-of-the-art processors and controllers. Place a $1-\mu$ F (minimum 100-nF) decoupling capacitor in close proximity to the DVDD supply to provide the high-frequency digital switching current.

There are no specific requirements with regard to the power-supply sequencing of the device. However, issue a reset after the supplies are powered and are stable to ensure the device is properly configured.

⊠ 89 shows a typical PSRR curve with decoupling capacitors.




図 89. PSRR Across Frequency (With Decapacitors)

10 Layout

10.1 Layout Guidelines

☑ 90 and ☑ 91 illustrate a PCB layout example for the ADS8598S.

- Partition the PCB into analog and digital sections. Care must be taken to ensure that the analog signals are
 kept away from the digital lines. This layout helps keep the analog input and reference input signals away
 from the digital noise. In this layout example, the analog input and reference signals are routed on the left
 side of the board and the digital connections are routed on the right side of the board.
- Using a single common ground plane is strongly recommended. For designs requiring a split analog and digital ground planes, the analog and digital ground planes must be at the same potential joined together in close proximity to the devices.
- Power sources to the ADS8598S must be clean and well-bypassed. As a result of dynamic currents during conversion, each AVDD must have a decoupling capacitor to keep the supply voltage stable. Use wide traces or a dedicated analog supply plane to minimize trace inductance and reduce glitches. Using a 1-µF, X7R-grade, 0603-size ceramic capacitor is recommended in close proximity to each analog (AVDD) supply pin. Bypass capacitors for AVDD pins 1 and 48 are located on the top layer; see ⊠ 90. AVDD supply pins 37 and 38 are connected to bypass capacitors in the bottom layer using an isolated via (1); see ⊠ 91. A separate via (2) is used to connect the bypass capacitor to the AVDD plane.
- For decoupling the digital (DVDD) supply pin, a 1-μF, X7R-grade, 0603-size ceramic capacitor is recommended. The DVDD bypass capacitor is located in the bottom layer; see 291.
- REFCAPA and REFCAPB must be shorted together and decoupled to REFGND using a 10-µF, X7R-grade, 0603-size ceramic capacitor placed in close proximity to the pins of the device. This capacitor is placed on the top layer and is directly connected to the device pins. Avoid placing vias between the REFCAPA, REFCAPB pins and the decoupling capacitor.
- The REFIN/REFOUT pin also must be decoupled to REFGND with a 10-µF, X7R-grade, 0603-size ceramic capacitor if the internal reference of the device is used. The capacitor must be placed on the top layer in close to the device pin. Avoid placing vias between the REFIN/REFOUT pin and the decoupling capacitor.
- The REGCAP1 and REGCAP2 pins must be decoupled to GND using a separate 1-µF, X7R-grade, 0603-size ceramic capacitor on each pin.
- All ground pins (AGND) must be connected to the ground plane using short, low-impedance paths and independent vias to the ground plane. Connect REFGND to the common GND plane.
- For the optional channel input low-pass filters, ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes.

10.2 Layout Example

図 90 and 図 91 illustrate a recommended layout for the ADS8598S along with proper decoupling and reference capacitor placement and connections.



ADS8598S JAJSDX4 – SEPTEMBER 2017

www.tij.co.jp

Layout Example (continued)




図 90. Top Layer Layout




図 91. Bottom Layer Layout

TEXAS INSTRUMENTS

www.tij.co.jp

11 デバイスおよびドキュメントのサポート

11.1 ドキュメントのサポート

11.1.1 関連資料

関連資料については、以下を参照してください。

- 『16ビット SAR DCAを使用する、測定範囲±10Vの高精度アナログ・フロントエンドのリファレンス・デザイン』
- 『AN-2029取り扱いおよびプロセスの推奨事項』
- 『REF50xx 低ノイズ、超低ドリフト係数、高精度基準電圧』

11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

11.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8598SIPM	ACTIVE	LQFP	РМ	64	160	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 125	ADS8598S	Samples
ADS8598SIPMR	ACTIVE	LQFP	РМ	64	1000	RoHS & Green	NIPDAU-DCC	Level-3-260C-168 HR	-40 to 125	ADS8598S	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM


10-Dec-2020



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8598SIPMR	LQFP	PM	64	1000	330.0	24.4	13.0	13.0	2.1	16.0	24.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8598SIPMR	LQFP	PM	64	1000	350.0	350.0	43.0


Texas Instruments

www.ti.com

TRAY



5-Oct-2022



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
ADS8598SIPM	PM	LQFP	64	160	8 X 20	150	315	135.9	7620	15.2	13.1	13


PM0064A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MS-026.




PM0064A

EXAMPLE BOARD LAYOUT

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



5. Publication IPC-7351 may have alternate designs.

Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).



PM0064A

EXAMPLE STENCIL DESIGN

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated