









ADS5294

JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018

ADS5294 8チャネル、14ビット、80MSPS、高SNR、低消費電力ADC

1 特長

- 最大サンプリング速度: 80MSPS/14ビット
- 高い信号対雑音比

Texas

INSTRUMENTS

- 5MHz/80MSPSで75.5dBFS SNR
- 5MHz/80MSPSおよびデシメーション・フィルタが 有効な状態で78.2dBFS
- 5MHz/80MSPSで84dBc SFDR
- 低消費電力
 - 50MSPSで58mW/チャネル
 - 80MSPSで77mW/チャネル (チャネルごとに2 本のLVDSワイヤ)
- デジタル処理ブロック
 - プログラム可能なFIRデシメーション・フィルタおよびオーバーサンプリングにより、高調波の干渉を最小化
 - プログラム可能なIIRハイパス・フィルタによりDC オフセットを最小化
 - デジタル・ゲインを0dB~12dBにプログラム可能
 - 2チャネルまたは4チャネルの平均化
- 柔軟なシリアル化LVDS出力
 - ADCサンプリング速度に応じて、チャネルごとに1 または2本のLVDS出力ライン
 - ADC入力チャネルとLVDS出力ピンとの間のマッピングをプログラム可能なため、基板設計が簡素化
 - 各種のテスト・パターンにより、FPGA/レシーバによるデータのキャプチャを検証
- 内部および外部の基準電圧
- 1.8V動作による低消費電力
- 低周波ノイズの抑制
- 6dBの過負荷から1クロック・サイクル以内に回復
- パッケージ: 12mm×12mmの80ピンQFP

2 アプリケーション

- 超音波およびソナー・イメージング
- 通信アプリケーション
- マルチチャネルのデータ収集

3 概要

ADS5294は低消費電力の80MSPS、8チャネルADCで、 CMOSプロセス・テクノロジと革新的な回路技法を採用し ています。低消費電力、高いSNR、低いSFDR、一貫した 過負荷からの回復により、ユーザーは高性能のシステムを 設計できます。

ADS5294のデジタル処理ブロックには、システム性能の 向上のため、一般的に使用されるいくつかのデジタル機 能が内蔵されています。このデバイスにはデジタル・フィル タ・モジュールが含まれており、デシメーション・フィルタが 組み込まれています(ローパス、ハイパス、バンドパス特 性)。フィルタの間引き率もプログラム可能です(2、4、8 単位)。この比率はナローバンド・アプリケーションに有用 であり、このフィルタを使用することで、SNRを高め、高調 波を除去すると同時に、出力データ・レートも低減できま す。このデバイスには平均化モードがあり、2チャネル(また は4チャネル)を平均化してSNRを向上できます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)	
ADS5294	HTQFP (80)	12.00mm×12.00mm	

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

ブロック概略図





JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018

目次

1	特長	Ł 1
2	アブ	リケーション 1
3	概要	Į 1
4	改訂	「履歴2
5	概要	夏(続き)
6	デバ	イス比較表 6
7	Pin	Configuration and Functions 7
8	Spe	cifications
	8.1	Absolute Maximum Ratings 9
	8.2	ESD Ratings 9
	8.3	Recommended Operating Conditions 10
	8.4	Thermal Information 10
	8.5	Electrical Characteristics Dynamic Performance 11
	8.6	Digital Characteristics 12
	8.7	Timing Requirements 13
	8.8	LVDS Timing at Different Sampling Frequencies — 2-Wire Interface, 7x-Serialization, Digital Filter
		Disabled
	8.9	LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Digital Filter
		Disabled 14
	8.10	Serial Interface Timing Requirements 15
	8.11	Reset Timing 15
	8.12	 LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter Enabled
	8.13	 LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 4

	Filter Enabled 1	16
	8.14 LVDS Timing at Different Sampling Frequencies – 1-Wire Interface, 14x-Serialization, Decimation by 8 Filter Enabled	- 16
	8.15 Typical Characteristics	22
9	Detailed Description 2	28
	9.1 Overview	28
	9.2 Functional Block Diagram 2	29
	9.3 Feature Description	30
	9.4 Device Functional Modes	37
	9.5 Programming	37
	9.6 Register Maps 4	40
10	Application and Implementation 6	34
	10.1 Application Information	34
	10.2 Typical Application	35
11	Power Supply Recommendations	39
12	Layout	39
	12.1 Layout Guidelines	39
	12.2 Layout Example	70
13	デバイスおよびドキュメントのサポート	71
	13.1 デバイス・サポート	71
	13.2 ドキュメントのサポート	73
	13.3 コミュニティ・リソース	73
	13.4 商標	73
	13.5 静電気放電に関する注意事項	73
	13.6 Glossary	73
14	メカニカル、パッケージ、および注文情報	′ 3

4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

R	evision D (September 2015) から Revision E に変更		
•	Added The maximum limit used for the LVDD current at -40°C is 132 mA table note	12	
•	追加 bypass decimation values to the DATA_RATE, FILTERn_RATE, and FILTERn_COEFF_SET columns	33	
•	変更 D15 value of ADDR. (HEX) 28 to X	41	
•	変更 this to the byte-wise for clarification	41	
•	変更 <i>this</i> to <i>the word-wise</i> for clarification	41	
•	変更 D15 value to <i>1</i> in <i>Bit-Byte-Word Wise Output</i> table	48	
•	追加 DATA_RATE>, FILTERn_RATE, and FILTERn_COEFF_SET values to the bypass decimation row in the Digital Filters table	55	

Revision C (September 2013) から Revision D に変更

•	「ピン構成および機能」セクション、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケー ションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」 セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
•	「アプリケーション」に「ソナー・イメージング」を追加	1
•	Updated Pinout	7
•	Added text note 2 to 🗵 1	17
•	Added a text note to 🗵 44.	. 30
•	Corrected typo in 表 1	. 33

TEXAS INSTRUMENTS

www.tij.co.jp

Page

TEXAS INSTRUMENTS

www.tij.co.jp

•	Added note to EN_2WIRE bit	44
•	Corrected typo in 表 17	55

Revision B (July 2012) から Revision C に変更 Page Added note for REFT pin under INT/EXT reference modes. Added test condition "Digital Filter Disabled" and changed "LVDS output rate" to "ADC CLK Frequency" in LVDS Added test condition "Digital Filter Disabled" and changed "LVDS output rate" to "ADC CLK Frequency" in LVDS Added note after LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Digital Added LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter Added LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 4 Filter Added LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 8 Filter Changed 0xF[15] to 0xF0[15] in the description of Reg.0x42. 44 変更 "Note that these bits are functional only when the GLOBAL EN FILTER gets set to 1" to " Note that these bits are functional only when the GLOBAL_EN_FILTER gets set to 1 and USE_FILTERn bit is set to 1" in the section of 追加 a note related to EN_CUSTOM_FILT and changed formats in表 17 55 Added a note regarding the location of LVDS Rterm in the section of Input clock.

Revision A (November 2011) から Revision B に変更

Page

		3-
•	変更 the location of OUT A and OUT B in 図 5 and 図 6	. 20
•	Added 🗵 45	. 31
•	Replaced Table 9 (Decimation Filter Modes) with new 表 1 - Digital Filters	33
•	Deleted section: Synchronization Pulse	. 35
•	Added EN_HIGH_ADDRS to Table 3	. 40
•	Moved EN_EXT_REF From: 0x0F To: 0xF0 in Table 3	. 45
•	追加 the section BIT-BYTE-WORD WISE OUTPUT. Added 図 53 and 図 54	. 48
•	追加 section DIGITAL PROCESSING BLOCKS	. 49
•	Replaced Table 5 and Table 6 with new 表 17 - Digital Filters	. 55
•	Changed the SYNCHRONIZATION PULSE section	. 58
•	Added the External Reference Mode of Operation section	. 59

4

JAJSFA9E - NOVEMBER 2011 - REVISED APRIL 2018

2011年11月発行のものから更新

• 製品プレビューから量産に変更......1



Page

www.tij.co.jp



5 概要(続き)

シリアルLVDS出力によりインターフェイスのライン数が削減されるため、高度なシステム統合が可能になります。各チャネルのADCからのデジタル・データは、ADCのサンプリング速度に応じて1または2線式のLVDS出力ラインから出力されます。 この2線式インターフェイスによりシリアル・データ・レートが低く維持され、高いサンプリング速度でも低コストのFPGAベースのレシーバを使用できます。ADCの分解能は、レジスタによって12ビットまたは14ビットにプログラムされます。独自の機能としてプログラム可能なマッピング・モジュールがあり、入力チャネルとLVDS出力ピンとの間で柔軟なマッピングが可能です。このモジュールによりLVDS出力配線の複雑性が大幅に低減し、さらにPCBのレイヤ数を減らせるため、システム基板のコスト削減が可能です。

このデバイスには、デバイス間で正確に一致するよう調整された内部基準電圧が組み込まれています。内部基準モードを使用すると、最高の性能が得られます。外部基準電圧でデバイスを駆動することもできます。

このデバイスは、12mm×12mm、80ピンのQFPパッケージで供給されます。デバイスは、-40℃~85℃の動作温度範囲で動作が規定されています。ADS5294は、ADS5292と完全にピンおよびレジスタ互換です。



6 デバイス比較表

デバイス	概要	パッケージ	本体サイズ(公称)
ADS5294	8チャネル、14ビット、80MSPS ADC、75dBFS SNR、77mW/チャネル	HTQFP (80)	14.00mm×14.00mm
ADS5292	8チャネル、12ビット、80MSPS ADC、70dBFS SNR、66mW/チャネル	HTQFP (80)	14.00mm×14.00mm
ADS5295	8チャネル、12ビット、100MSPS ADC、70.6dBFS SNR、80mW/チャネル	HTQFP (80)	14.00mm×14.00mm
ADS5296A	10ビット、200MSPS、4チャネル、61dBFS SNR、150mW/チャネルおよび 12ビット、80MSPS、8チャネル、70dBFS SNR、65mW/チャネルADC	VQFN (64)	9.00mm×9.00mm
AFE5801	8つの高速ADC付き8チャネル可変ゲイン・アンプ(VGA)、5.5nV/vHz、 12ビット、65MSPS、65mW/チャネル	VQFN (64)	9.00mm×9.00mm
AFE5803	8チャネルAFE、0.75nV/vHz、14および12ビット、65MSPS、158mW/チャネル	NFBGA (135)	15.00mm×9.00mm
AFE5804	8チャネルAFE、1.23nV/√Hz、12ビット、50MSPS、101mW/チャネル	NFBGA (135)	15.00mm×9.00mm
AFE5805	8チャネルAFE、0.85nV/vHz、12ビット、50MSPS、122mW/チャネル	NFBGA (135)	15.00mm×9.00mm
AFE5807	パッシブCWミキサー付き8チャネルAFE、1.05nV/\Hz、12ビット、80MSPS、117mW/チャネ ル	NFBGA (135)	15.00mm×9.00mm
AFE5808A	パッシブCWミキサー付き8チャネルAFE、0.75nV/\Hz、14および12ビット、 65MSPS、158mW/チャネル	NFBGA (135)	15.00mm×9.00mm
AFE5809	パッシブCWミキサーおよびデジタルI/Q復調器付き8チャネルAFE、 0.75nV/\Hz、14および12ビット、65MSPS、158mW/チャネル	NFBGA (135)	15.00mm×9.00mm
AFE5812	完全に統合されたパッシブCWミキサーおよびデジタルI/Q復調器付き8チャネルAFE、 0.75nV/\Hz、14および12ビット、65MSPS、180mW/チャネル	NFBGA (135)	15.00mm×9.00mm
AFE5818	パッシブCWミキサー付き16チャネルAFE、124mW/チャネル、ノイズ0.75nV/√Hz、14ビット、 65MSPSまたは12ビット、80MSPS ADC	NFBGA (289)	15.00mm×15.00mm
AFE5816	パッシブCWミキサー付き16チャネルAFE、90mW/チャネル、ノイズ1nV/\Hz、14ビット、 65MSPSまたは12ビット、MSPS ADC	NFBGA (289)	15.00mm×15.00mm
AFE5851	高速ADC付き16チャネルVGA、5.5nV/vHz、12ビット、32.5MSPS、39mW/チャネル	VQFN (64)	9.00mm×9.00mm
VCA8500	VCA8500 8チャネル、超低消費電力VGA、0.8nV/\Hzの低ノイズ・プリアンプ付き、65mW/チャネル		9.00mm×9.00mm
VCA5807	パッシブCWミキサー付きの8チャネル電圧制御アンプ、0.75nV/√Hz、99mW/チャネル	HTQFP (80)	14.00mm×14.00mm
PGA5807A	LNA、PGA、およびLPF付きの内蔵8チャネルAFE、2.1nV/vHz、60mW/チャネル	VQFN (64)	9.00mm×9.00mm



7 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION	
NAME	NO.	DESCRIPTION	
AVDD	9, 52, 66, 71, 74	Analog power supply, 1.8 V	
AGND	3, 6, 55, 58, 61, 80	Analog ground	
VCM	68	Common-mode output pin, 0.95-V output. This pin can be configured as the external reference voltage (1.5 V) input pin as well. See Reg 0x42 and <i>External Reference Mode of Operation</i> .	
CLKN	73	Negative differential clock –Tie CLKN to GND for single-ended clock	
CLKP	72	Positive differential clock	
IN1P, IN1N	78, 79	Differential input signal, Channel 1	
IN2P, IN2N	1, 2	Differential input signal, Channel 2	
IN3P, IN3N	4, 5	Differential input signal, Channel 3	
IN4P, IN4N	7, 8	Differential input signal, Channel 4	
IN5P, IN5N	53, 54	Differential input signal, Channel 5	
IN6P, IN6N	56, 57	Differential input signal, Channel 6	
IN7P, IN7N	59, 60	Differential input signal, Channel 7	
IN8P, IN8N	62, 63	Differential input signal, Channel 8	
LCLKP, LCLKN	31, 32	Differential LVDS bit clock (7X)	
ACLKP, ACLKN	29, 30	Differential LVDS frame clock (1X)	

Copyright © 2011–2018, Texas Instruments Incorporated

ADS5294 JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018

www.ti.com

NSTRUMENTS

Texas

Pin Functions (continued)

PIN			
NAME	NO.	DESCRIPTION	
OUT1A_P, OUT1A_N	13, 14	Differential LVDS data output, wire 1, channel 1	
OUT1B_P, OUT1B_N	15, 16	Differential LVDS data output, wire 2, channel 1	
OUT2A_P, OUT2A_N	17, 18	Differential LVDS data output, wire 1, channel 2	
OUT2B_P, OUT2B_N	19, 20	Differential LVDS data output, wire 2, channel 2	
OUT3A_P, OUT3A_N	21, 22	Differential LVDS data output, wire 1, channel 3	
OUT3B_P, OUT3B_N	23, 24	Differential LVDS data output, wire 2, channel 3	
OUT4A_P, OUT4A_N	25, 26	Differential LVDS data output, wire 1, channel 4	
OUT4B_P, OUT4B_N	27, 28	Differential LVDS data output, wire 2, channel 4	
OUT5A_P, OUT5A_N	35, 36	Differential LVDS data output, wire 1, channel 5	
OUT5B_P, OUT5B_N	33, 34	Differential LVDS data output, wire 2, channel 5	
OUT6A_P, OUT6A_N	39, 40	Differential LVDS data output, wire 1, channel 6	
OUT6B_P, OUT6B_N	37, 38	Differential LVDS data output, wire 2, channel 6	
OUT7A_P, OUT7A_N	43, 44	Differential LVDS data output, wire 1, channel 7	
OUT7B_P, OUT7B_N	41, 42	Differential LVDS data output, wire 2, channel 7	
OUT8A_P, OUT8A_N	47, 48	Differential LVDS data output, wire 1, channel 8	
OUT8B_P, OUT8B_N	45, 46	Differential LVDS data output, wire 2, channel 8	
PD	10	Power-down control input. Active High. The pin has an internal 220-k Ω pulldown resistor.	
REFB	69	Negative reference input and output. Internal reference mode: Reference bottom voltage (0.45 V) is output on this pin. A decoupling capacitor is not required on this pin. External reference mode: Reference bottom voltage (0.45 V) must be externally applied to this pin. Please see <i>External Reference Mode of Operation</i> .	
REFT	70	Positive reference input and output. Internal reference mode: Reference top voltage (1.45 V) is output on this pin. A decoupling capacitor is not required on this pin. External reference mode: Reference top voltage (1.45 V) must be externally applied to this pin. Please see <i>External Reference Mode of Operation</i> .	
RESET	51	Active HIGH RESET input. The pin has an internal 220-k Ω pulldown resistor.	
SCLK	77	Serial clock input. The pin has an internal 220-k Ω pulldown resistor.	
SDATA	76	Serial data input. The pin has an internal 220-k Ω pulldown resistor.	
SDOUT	64	Serial data readout. This pin is in the high-impedance state after reset. When the <readout> bit is set, the SDOUT pin becomes active. SDOUT is a CMOS digital output running from the AVDD supply.</readout>	
CSZ	75	Serial enable chip select – active-low digital input	
SYNC	65	Input signal to synchronize channels and chips when used with reduced output data rates. If it is not used, add a \leq 10-K Ω pulldown resistor.	
LVDD	11, 49	49 Digital and I/O power supply, 1.8 V	
LGND	12, 50	Digital ground	
NC	67	No Connection. Must leave floated	



ADS5294 JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Cupply voltogo	AVDD	-0.3	2.2	V
Supply voltage	LVDD	-0.3	2.2	V
	Between AGND and LGND	-0.3	0.3	V
	At analog inputs	-0.3	min[2.2, AVDD+0.3]	V
Voltage	At digital inputs, RESET, SCLK, SDATA, SYNC, PD, CSZ	-0.3	3.6	V
Vollago	At CLKN, CLKP ⁽²⁾ ,	-0.3	min[2.2, AVDD+0.3]	V
	At digital outputs	-0.3	min[2.2, LVDD+0.3]	V
Maximum junction temperature (T _J), any condition			105	°C
Operating temperature		-40	85	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.

(2) When AVDD is turned off, TI recommends to switch off the input clock (or ensure the voltage on CLKP, CLKN is < |0.3V|). This prevents the ESD protection diodes at the clock input pins from turning on.</p>

8.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	N/
	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

STRUMENTS

EXAS

8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT	
SUPPL	IES						
AVDD	Analog supply voltage		1.7	1.8	1.9	V	
LVDD	Digital supply voltage		1.7	1.8	1.9	V	
ANALC	OG INPUTS/OUTPUTS						
	Differential input voltage range			2		V _{PP}	
	Input common-mode voltage			0.95 ± 0.05		V	
REF_T	External reference mode			1.45		V	
REF_B	External reference mode			0.45		V	
VCM	Common-mode voltage output			0.95		V	
VCIVI	External Reference mode Input			1.5		V	
	Maximum Input Frequency (1)	2 V _{PP} amplitude		80		MHz	
CLOCK	(INPUTS						
	ADC Clock input sample rate	10		80	MSPS		
		Sine wave, AC-coupled	0.2	1.5			
	Input Clock amplitude differential $(V_{(2)}, v_{(2)}) = V_{(2)}(v_{(2)})$ peak-to-peak	LVPECL, AC-coupled	0.2	1.6		V _{PP}	
		LVDS, AC-coupled	0.2	0.7			
VIL	Input Clock CMOS single anded (V)			<0.3		V	
VIH				>1.5		V	
	Input clock duty cycle		35%	50%	65%		
DIGITA	L OUTPUTS						
	ACLKP and ACLKN outputs (LVDS), 1-wire	interface	1	x (sample rate)		MSPS	
	LCLKP and LCLKN outputs (LVDS), 1-wire	interface	7	'x (sample rate)		MSPS	
	ACLKP and ACLKN outputs (LVDS), 2-wire	interface	0.5	5x (sample rate)		MSPS	
	LCLKP and LCLKN outputs (LVDS), 2-wire	interface	3.5	5x (sample rate)		MSPS	
	Maximum data rate, 2-wire interface			560		Mbps	
	Maximum data rate, 1-wire interface			700		Mbps	
C_{LOAD}	Maximum external capacitance from each o	utput pin to LGND		5		pF	
R_{LOAD}	Differential load resistance between the LVE	DS output pairs		100		Ω	
T _A	Operating free-air temperature		-40		85	°C	

(1) See the Large and Small Signal Input Bandwidth section.

8.4 Thermal Information

		ADS5294	
	THERMAL METRIC ⁽¹⁾	PFP (HTQFP)	UNIT
		80 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	30.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	6.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
Ψјв	Junction-to-board characterization parameter	8.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



8.5 Electrical Characteristics Dynamic Performance

Typical values are at 25°C, AVDD = 1.8 V, LVDD = 1.8 V, 50% clock duty cycle, -1 dBFS differential analog input, Sample rate = 80 MSPS, ADC is configured in internal reference mode (unless otherwise noted). MIN and MAX values are across the full temperature range $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, AVDD = 1.8 V, LVDD = 1.8 V.

	PARAMETERS	TEST CONDITIONS		MIN	TYP	MAX	UNIT
AC PERF	ORMANCE						
		f _{in} = 10 MHz, 65 MSPS			75.6		dBFS
		f _{in} = 5 MHz, T _A = 25°C		72.8	75.5		dBFS
		f _{in} = 5 MHz, Across temperatures		71.8			dBFS
SNR	Signal-to-noise ratio	f _{in} = 5 MHz, -60 dBFS Input signal amplitud	de		77.3		dBFS
		$f_{in} = 5$ MHz, Decimation by two enabled			78.2		dBFS
		f _{in} = 30 MHz			74.2		dBFS
		f _{in} = 65 MHz			71.7		dBFS
		f _{in} = 5 MHz			74.8		dBFS
SINAD	Signal-to-noise and distortion ratio	f _{in} = 30 MHz			73.4		dBFS
		f _{in} = 65 MHz			70		dBFS
ENOB	Effective number of bits	f _{in} = 5 MHz			12.2		Bits
DNL	Differential nonlinearity	f _{in} = 5 MHz	f _{in} = 5 MHz				LSB
INL	Integral nonlinearity	f _{in} = 5 MHz		2.2	5.5	LSB	
		f _{in} = 5 MHz		72	84		dBc
SFDR	Spurious-free dynamic range	f _{in} = 30 MHz		81		dBc	
		f _{in} = 65 MHz		74		dBc	
		f _{in} = 5 MHz	70.5	82		dBc	
THD	Total harmonic distortion	f _{in} = 30 MHz			80		dBc
		f _{in} = 65 MHz			73.5		dBc
		f _{in} = 5 MHz		73	93		dBc
HD2	Second-harmonic distortion	f _{in} = 30 MHz			88		dBc
		f _{in} = 65 MHz			85		dBc
		f _{in} = 5 MHz		72	84		dBc
HD3	Third-harmonic distortion	f _{in} = 30 MHz			81		dBc
		f _{in} = 65 MHz		74		dBc	
		f _{in} = 5 MHz		91		dBc	
	Worse spur excluding HD2, HD3	f _{in} = 30 MHz			83		dBc
		f _{in} = 65 MHz		76		dBc	
IMD3	Intermodualtion distortion	f_{in} = 8 MHz at -7 dBFS, f_2 = 10 MHz at -7	dBFS		84.5		dBc
	Overload recovery	Recovery to within 1% of full-scale for 6-dE sine wave input	3 overload with		1		Clock Cycle
VTALK	Oraça telli	$f_{in} = 10 \text{ MHz}, -1 \text{-}dBFS \text{ signal applied on}$	far channel		90		dBc
ATALK	Cross-taik	victim channel	near channel		85		dBc
	Phase noise	5 MHz, 1-kHz off carrier			-138		dBc/Hz
ANALOG	INPUT / OUTPUT						
	Differential input voltage range (0-dB gain)				2		V _{PP}
R _{IN}	Differential Input Resistance	At DC		2		kΩ	
CIN	Differential Input Capacitance	At DC		3.2		pF	
	Analog input bandwidth	With a 50- Ω source impedance			550		MHz
	Analog input common-mode current (per input pin)				1.6		µA/MSPS
	VCM common-mode output voltage				0.95		V
	VCM output current capability				5		mA



Electrical Characteristics Dynamic Performance (continued)

Typical values are at 25°C, AVDD = 1.8 V, LVDD = 1.8 V, 50% clock duty cycle, -1 dBFS differential analog input, Sample rate = 80 MSPS, ADC is configured in internal reference mode (unless otherwise noted). MIN and MAX values are across the full temperature range $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, AVDD = 1.8 V, LVDD = 1.8 V.

PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RACY					
Offset error	Across devices and across channels within a device	-15		15	mV
Temperature coefficient of offset error			< 0.01		mV/ °C
Gain error due to internal reference inaccuracy alone	Across devices	-2		2	%FS
Gain error of channel alone			0.5		%FS
Temperature coefficient of $E_{(GCHAN)}$			< 0.01		%FS/ °C
UPPLY					
	80 MSPS, 14 Bit, 2-wire LVDS		77		mW/CH
	50 MSPS, 1 wire LVDS		58		mW/CH
Power consumption	40 MSPS, 14 Bit, 1-wire LVDS 52			mW/CH	
	10 MSPS, 14 Bit, 1-wire LVDS		33		mW/CH
	f _{in} = 10 MHz, 80 MSPS, 14 Bit, Decimation filter = 2, 1-wire LVDS			mW/CH	
	14 Bit, 80 MSPS		230	265	mA
	14 Bit, 65 MSPS		200		mA
	14 Bit, 40 MSPS		155		mA
	80 MSPS, 14 Bit, 2-wire LVDS ⁽¹⁾		111	122	mA
	50 MSPS, 14 Bit, 1-wire LVDS		80		mA
	40 MSPS, 14 Bit, 1-wire LVDS		73		mA
	80 MSPS, 1 Bit, Decimation filter = 2, 1-wire LVDS		210		mA
Dower down newer consumption	Partial Power Down (80 MSPS, 2-wire)		175		mW
	Complete Power Down			60	mW
Power supply modulation ratio	Carrier = 5 MHz, $f_{(PSRR)}$ = 10 kHz, 50 mVpp on AVDD		35		dB
Power supply rejection ratio	AC power supply rejection ratio f = 10 kHz		55		dB
	PARAMETERS RACY Offset error Temperature coefficient of offset error Gain error due to internal reference inaccuracy alone Gain error of channel alone Temperature coefficient of E(GCHAN) UPPLY Power consumption Power consumption Power-down power consumption Power supply modulation ratio Power supply rejection ratio	PARAMETERS TEST CONDITIONS RACY Across devices and across channels within a device Temperature coefficient of offset error Across devices and across channels within a device Gain error due to internal reference inaccuracy alone Across devices Gain error of channel alone Across devices Temperature coefficient of E _(GCHAN) B0 MSPS, 14 Bit, 2-wire LVDS UPPLY 50 MSPS, 14 Bit, 2-wire LVDS 90wer consumption 40 MSPS, 14 Bit, 1-wire LVDS 10 MSPS, 14 Bit, 1-wire LVDS 10 MSPS, 14 Bit, 1-wire LVDS 10 MSPS, 14 Bit, 1-wire LVDS 14 Bit, 60 MSPS 14 Bit, 60 MSPS 14 Bit, 40 MSPS 14 Bit, 65 MSPS 14 Bit, 40 MSPS 80 MSPS, 14 Bit, 1-wire LVDS 60 MSPS, 14 Bit, 1-wire LVDS ⁽¹⁾ 50 MSPS, 14 Bit, 1-wire LVDS 40 MSPS 14 Bit, 65 MSPS 14 Bit, 40 MSPS 80 MSPS, 14 Bit, 1-wire LVDS ⁽¹⁾ 50 MSPS, 14 Bit, 1-wire LVDS ⁽¹⁾ 50 MSPS, 14 Bit, 1-wire LVDS 80 MSPS, 14 Bit, 1-wire LVDS 80 MSPS, 14 Bit, 1-wire LVDS 80 MSPS, 14 Bit, 1-wire LVDS 80 MSPS, 14 Bit, 1-wire LVDS 80 MSPS, 14 Bit, 1-wire LVDS 80 MSPS, 14 Bit, 1-wire LVDS	PARAMETERSTEST CONDITIONSMINRACYOffset errorAcross devices and across channels within a device-15Temperature coefficient of offset errorAcross devices-2Gain error due to internal reference inaccuracy aloneAcross devices-2Gain error of channel alone-2-2Temperature coefficient of E(GCHAN)-2-2UPPLY2-2BO MSPS, 14 Bit, 2-wire LVDS-2-2Gain error of channel alone-2-2Temperature coefficient of E(GCHAN)-2-2UPPLY2-2Power consumption80 MSPS, 14 Bit, 2-wire LVDS-210 MSPS, 14 Bit, 1-wire LVDS-2-210 MSPS, 14 Bit, 1-wire LVDS-2-210 MSPS, 14 Bit, 1-wire LVDS-2-210 MSPS, 14 Bit, 1-wire LVDS-2-211 Bit, 80 MSPS14 Bit, 90 MSPS, 14 Bit, 1-wire LVDS-214 Bit, 80 MSPS-2-2-214 Bit, 80 MSPS-2-2-214 Bit, 40 MSPS-2-2-214 Bit, 40 MSPS-2-2-214 Bit, 40 MSPS-2-2-215 MSPS, 14 Bit, 1-wire LVDS-2-216 MSPS, 14 Bit, 1-wire LVDS-2-216 MSPS, 14 Bit, 1-wire LVDS-2-217 MSPS, 14 Bit, 1-wire LVDS-2-216 MSPS, 14 Bit, 1-wire LVDS-2-216 MSPS, 14 Bit, 1-wire LVDS-2-2 <td< td=""><td>PARAMETERS TEST CONDITIONS MIN TYP RACY Across devices and across channels within a device -15 Offset error Across devices and across channels within a device -15 Gain error due to internal reference inaccuracy alone Across devices -2 <t< td=""><td>PARAMETERS TEST CONDITIONS MIN TYP MAX RACY </td></t<></td></td<>	PARAMETERS TEST CONDITIONS MIN TYP RACY Across devices and across channels within a device -15 Offset error Across devices and across channels within a device -15 Gain error due to internal reference inaccuracy alone Across devices -2 <t< td=""><td>PARAMETERS TEST CONDITIONS MIN TYP MAX RACY </td></t<>	PARAMETERS TEST CONDITIONS MIN TYP MAX RACY

(1) The maximum limit used for the LVDD current at -40°C is 132 mA.

8.6 Digital Characteristics

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = 1.8 V, LVDD = 1.8 V

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITA	L INPUTS/OUTPUTS					
V _{IH}	Logic high input voltage	All digital inputs support 1.8-V and 3.3-V CMOS logic levels.	1.3			V
VIL	Logic low input voltage				0.4	V
I _{IH}	Logic high input current	V _{HIGH} = 1.8 V		6		μA
IIL	Logic low input current	$V_{LOW} = 0 V$		< 0.1		μA
V _{OH}	Logic high output voltage		A	VDD - 0.1		V
V _{OL}	Logic low output voltage			0.2		V
LVDS O	UTPUTS (see 🗷 2)					
V _{ODH}	High-level output differential voltage	100- Ω external termination	245	350	405	mV
V _{ODL}	Low-level output differential voltage	100- Ω external termination	-245	-350	-405	mV
V _{OCM}	Output common-mode voltage		900	1100	1300	mV

8.7 Timing Requirements

Typical values are at 25°C, AVDD = 1.8 V, LVDD = 1.8 V, sampling frequency = 80 MSPS, 14-bit, sine wave input clock = 1.5 Vpp clock amplitude, C_{LOAD} = 5 pF, R_{LOAD} = 100 Ω , unless otherwise noted. MIN and MAX values are across the full temperature range T_{MIN} = -40°C to T_{MAX} = 85°C, AVDD = 1.8 V, LVDD = 1.7 V to 1.9 V⁽¹⁾⁽²⁾⁽³⁾

			MIN	TYP	MAX	UNIT
t _a	Aperture delay	The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs		4		ns
	Aperture delay variation	Across channels within the same device		±175		ps
		Across devices at the same temperature and LVDD supply		2.5		ns
tj	Aperture jitter RMS			320		fs rms
		1-wire LVDS output interface		11		Clock cycles
۲d	Data latency	2-wire LVDS output interface		15		Clock cycles
t _{SU}	Data set-up time	80 MSPS, 2-wire LVDS, 7x-serialization	0.34	0.57		ns
t _H	Data hold time	80 MSPS, 2-wire LVDS, 7x-serialization	0.55	0.8		ns
t _{PROP}	Clock propagation delay	Input clock rising edge (zero cross) to frame clock rising edge (zero cross)	See LVDS Sampling Fr Interface, 7x Filter Disabled Different Sam 1-Wire Interfa Digital	Timing at Dif equencies — -Serialization d and LVDS T upling Freque ce, 14x-Seria Filter Disable	ferent 2-Wire , Digital Timing at encies — alization, ed	
	Variation of t _{PROP}	Between two devices at same temperature and LVDD supply		±0.75		ns
	LVDS bit clock duty cycle			48%		
t _{RISE}	Data rise time	Rise time is from -100 mV to + 100 mV, $10 \le Fs \le 80 \text{ MSPS}$		0.24		ns
t _{FALL}	Data fall time	Fall time is from +100 mV to -100 mV, $10 \le Fs \le 80$ MSPS		0.24		ns
t _{CLKRISE}	Output clock rise time	Rise time is from -100 mV to $+100 \text{ mV}$, $10 \le \text{Fs} \le 80 \text{ MSPS}$		0.20		ns
t _{CLKFALL}	Output clock fall time	Fall time is from +100 mV to -100 mV, $10 \le Fs \le 80$ MSPS		0.20		ns
t _{WAKE}	Wake-up Time	Time to valid data after coming out of COMPLETE POWER- DOWN mode		100		μs
		Time to valid data after coming out of PARTIAL POWER- DOWN mode (with clock continuing to run during power- down)		5		μs

(1) Timing parameters are ensured by design and characterization and not tested in production.

(2) Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Set-up and hold time specifications take into account the effect of jitter on the output data and clock.

(3) Data valid refers to logic HIGH of 100 mV and logic LOW of -100 mV.

8.8 LVDS Timing at Different Sampling Frequencies — 2-Wire Interface, 7x-Serialization, Digital Filter Disabled

ADC CLK Frequency (MSPS)	Set-up	Time (t _{su})	, ns	Hold Time (t _H), ns			$t_{PROG} = (6 / 7) \times T + t_{delay}, ns^{(2)}$			
Fs = 1 / T	Data Valid to Zero- Crossing of LCLKP (both edges)			Zero-Crossing of LCLKP to Data Becoming Invalid (both edges)			t _{PROG} = delay from Input clock zero-cross rising edge to frame clock zero cross (rising edge)			
	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
80	0.34	0.57		0.55	0.8		8	9.5	11	
65	0.35	0.64		0.8	1.1		8	9.5	11	
50	0.7	0.9		1.2	1.5		8	9.5	11	
40	1	1.3		1.6	1.85		8	9.5	11	
30	1.7	2		2	2.3		8	9.5	11	
20	2.9	3.2		3.2	3.5		8	9.5	11	
10	6.5	6.7		6.7	7		8	9.5	11	

(1) Bit clock and Frame clock jitter has been included in the Set-up and hold timing.

(2) Values below correspond to tdelay, NOT tPROG

8.9 LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Digital Filter Disabled

See $^{(1)}$

ADC CLK Frequency (MSPS)	Set-up	Time (t _{su}), ns	Hold Time (t _H), ns			t _{PROG} = (5 / 7) × T + t _{delay} , ns ⁽²⁾			
Fs = 1 / T	Data Valid to Zero- Crossing of LCLKP (both edges)			Zero-Crossing of LCLKP to Data Becoming Invalid (both edges)			t _{PROG} = delay from Input clock zero-cross rising edge to frame clock zero cross (rising edge)			
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX	
50	0.28	0.48		0.28	0.6		7.5	9	10.5	
40	0.5	0.68		0.54	0.8		7.5	9	10.5	
30	0.62	0.8		1	1.25		7.5	9	10.5	
20	1.2	1.4		1.6	1.9		7.5	9	10.5	
10	3.1	3.3		3.3	3.5		7.5	9	10.5	

(1) Bit clock and Frame clock jitter has been included in the Set-up and hold timing.

(2) Values below correspond to tdelay, NOT t_{PROG}

NOTE

The LVDS timing specification is only valid when digital decimation filters are disabled. When digital filters are enabled, the set-up time decreases as the corresponding hold time increases as shown in *LVDS Timing at Different Sampling Frequencies* — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter Enabled to *LVDS Timing at Different Sampling Frequencies* — 1-Wire Interface, 14x-Serialization, Decimation by 8 Filter Enabled. The change on LVDS timing also depends on the internal PLL setting of the ADS5294. See *PLL Operation Versus LVDS Timing* for more information.

At the highest sampling frequency, 80-MSPS, and decimation of 2 (for example: effective data rate = 560 Mbps in 1-wire mode), the set-up time is reduced by 70 ps, (for example: set-up time, min = 0.43 ns; hold time, min = 0.54 ns). scenario assumes that the recommended PLL settings are configured as shown in *PLL Operation Versus LVDS Timing*



8.10 Serial Interface Timing Requirements

The table shows typical values at 25°C. MIN and MAX values are across the full temperature range $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, AVDD = 1.8 V, LVDD = 1.8 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
f _{SCLK}	SCLK frequency (= 1 / t _{SCLK})	> DC		15	MHz
t _{SLOADS}	CS to SCLK set-up time	33			ns
t _{SLOADH}	SCLK to CS hold time	33			ns
t _{DS}	SDATA set-up time	33			ns
t _{DH}	SDATA hold time	33			ns

8.11 Reset Timing

The table shows typical values at 25°C. MIN and MAX values are across the full temperature range $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C (unless otherwise noted). See \boxtimes 1

			MIN	TYP	MAX	UNIT
t ₁	Power-on delay	Delay from power up of AVDD and LVDD to RESET pulse active		1		ms
t ₂	Reset pulse duration	Pulse duration of active RESET signal	50			ns
t ₃	Register write delay	Delay from RESET disable to CSZ active		100		ns

8.12 LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter Enabled

See (1)(2)(3)

ADC CLK Frequency (MSPS)	Set-up	Set-up Time (t _{su}), ns			Hold Time (t _H), ns			$t_{PROG} = (6 / 7) \times T + t_{delay}, ns^{(4)}$			
Fs = 1 / T	Data Valid to Zero- Crossing of LCLKP (both edges)			Zero-Crossing of LCLKP to Data Becoming Invalid (both edges)			t _{PROG} = delay from input clock zero-cross rising edge to frame clock zero cross (rising edge)				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX		
80	0.43			0.54			7.5	9	10.5		
60	0.54			0.9			7.5	9	10.5		
40	1.1			1.45			7.5	9	10.5		

(1) Bit clock and Frame clock jitter has been included in the Set-up and hold timing.

(2) The LVDS timing depends on the state of the internal PLL. Use 表 3 to configure the PLL when decimation by two is enabled..
(3) For any given ADC input clock frequency, TI recommends to use the highest PLL state to get the best set-up time. The timing numbers are specified under this condition. For example, for a 40-MSPS input clock frequency, use PLL state 3 to get set-up time ≥ 1.1 ns. PLL state 2 can also be used at 40 MSPS, however, the set-up time degrades by 100 to 200 ps (while the hold time improves by a similar amount).

(4) Values below correspond to t_{delay} , not t_{PROG}

8.13 LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 4 Filter Enabled

See (1)(2)(3)

ADC CLK Frequency (MSPS)	Set-up Time (t _{su}), ns		Hold Time (t _H), ns			t _{PROG} = (8 / 7) × T + t _{delay} , ns ⁽⁴⁾			
Fs = 1 / T	Data Valid to Zero- Crossing of LCLKP (both edges)		Zero-Crossing of LCLKP to Data Becoming Invalid (both edges)			t _{PROG} = delay from input clock zero-cross rising edge to frame clock zero cross (rising edge)			
	MIN	TYP	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX
80	1			1.5			7.5	9	10.5
60	1.7			1.7			7.5	9	10.5

(1) Bit clock and Frame clock jitter has been included in the Set-up and hold timing.

(2) The LVDS timing depends on the state of the internal PLL. Use 表 4 to configure the PLL when decimation by 4 is enabled

(3) For any given ADC input clock frequency, TI recommends to use the highest PLL state to get best set-up time. The timing numbers are specified under this condition.

(4) Values below correspond to t_{delay}, not t_{PROG}

8.14 LVDS Timing at Different Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 8 Filter Enabled

See (1)(2)(3)

ADC CLK Frequency (MSPS)	Set-up Time (t _{su}), ns		Hold Time (t _H), ns			$t_{PROG} = (5 / 7) \times T + t_{delay}, ns^{(4)}$			
Fs = 1 / T	Data Valid to Zero- Crossing of LCLKP (both edges)		Zero-Crossing of LCLKP to Data Becoming Invalid (both edges)		t _{PROG} = delay from Input clock zero-cross rising edge to frame clock zero cross (rising edge)				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	ТҮР	MAX
80	2.9			3.2			7.5	9	10.5

(1) Bit clock and Frame clock jitter has been included in the Set-up and hold timing.

(2) The LVDS timing depends on the state of the internal PLL. Use 表 5 to configure the PLL when decimation by 8 is enabled

(3) For any given ADC input clock frequency, TI recommends using the highest PLL state to get best set-up time. The timing numbers are specified under this condition.

(4) Values below correspond to t_{delay} , not t_{PROG}







- A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. Tie RESET permanently HIGH for parallel interface operation.
- (2) SEN refers to the CSZ pin.





図 2. LVDS Output Voltage Levels



ADS5294

JAJSFA9E - NOVEMBER 2011 - REVISED APRIL 2018







ADS5294 JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018



図 4. Enlarged 1-Wire LVDS Timing Diagram (14 bit)

TEXAS INSTRUMENTS

www.tij.co.jp

ADS5294

JAJSFA9E - NOVEMBER 2011 - REVISED APRIL 2018











2 7. Definition of Setup and Hold Times $t_{SU} = min(t_{SU1}, t_{SU2})$; $t_H = min(t_{H1}, t_{H2})$

Texas Instruments

www<u>.tij.co.jp</u>

ADS5294

JAJSFA9E - NOVEMBER 2011-REVISED APRIL 2018

8.15 Typical Characteristics





Typical Characteristics (continued)





Typical Characteristics (continued)





Typical Characteristics (continued)





Typical Characteristics (continued)





Typical Characteristics (continued)









図 39. FFT (39 MHz to 40 MHz) for 5-MHz Input Signal, Sample Rate = 80 MSPS with Low Frequency Noise Suppression Enabled





9 Detailed Description

9.1 Overview

The ADS5294 is an octal-channel, 14-bit, high-speed ADC with a sample rate of up to 80 MSPS that runs off a single 1.8-V supply. All eight channels of the ADS5294 simultaneously sample the respective analog inputs at the rising edge of the input clock. The sampled signal is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. At every clock, edge the sample propagates through the pipeline resulting in a data latency of 11 clock cycles.

The 14 data bits of each channel are serialized and sent out in either 1-wire mode (one pair of LVDS pins are used) or 2-wire mode (two pairs of LVDS pins are used), depending on the LVDS output rate. When the data is output in the 2-wire mode, it reduces the serial data rate of the outputs, especially at higher sampling rates. Low-cost FPGAs are used to capture 80 MSPS / 14-bit data. Alternately, at lower sample rates, the 14-bit data is output as a single data stream over one pair of LVDS pins (1-wire mode). The device outputs a bit clock at 7x and frame clock at 1x the sample frequency in the 14-bit mode.

This 14-bit ADC achieves approximately 76-dBFS SNR at 80 MSPS. Its output resolution can be configured as 12-bit and 10-bit, if necessary. When the output resolution of the ADS5294 is 12-bit and 10-bit, SNR of 72 dBFS and 61 dBFS (respectively) is achieved.



ADS5294 JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018

www.tij.co.jp

9.2 Functional Block Diagram



ADS5294 JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018



www.tij.co.jp

9.3 Feature Description

9.3.1 Analog Input

The analog inputs consist of a switched-capacitor-based differential sample and hold architecture. This differential topology results in good AC performance even for high input frequencies at high sampling rates. The INP and INM pins are internally biased around a common-mode voltage of Vcm (0.95 V). For a full-scale differential input, each input pin (INP and INM) must swing symmetrically between Vcm + 0.5 V and Vcm – 0.5 V, resulting in a 2 V_{PP} differential input swing. \boxtimes 44 shows the equivalent circuit of the input sampling circuit.



(1) SZ MOSFETs' open ends connect to common mode potential, while they don't impact the inputs' loading. Users may treat the open ends as high impedance nodes.

図 44. Analog Input Circuit Model

9.3.2 Input Clock

☑ 45 shows the clock equivalent circuit of the ADS5294. The ADS5294 is configured by default to operate with a single-ended input clock. CLKP is driven by a CMOS clock and CLKM is tied to GND. The device automatically detects a single-ended or differential clock. If CLKM is grounded, the device treats clock as a single-ended clock. Operating with a low-jitter differential clock usually gives better SNR performance, especially at input frequencies greater than 30 MHz.



Feature Description (continued)



Ceq is approximately 1 to 3 pF, equivalent input capacitance of clock buffer.

☑ 45. Equivalent Circut of the Input Clock Circuit

Feature Description (continued)

9.3.3 Digital Highpass IIR Filter

DC offset is often observed at ADC input signals. For example, in ultrasound applications, the DC offset from variable-gain amplifier (VGA) varies at different gains. Such a variable offset can introduce artifacts in ultrasound images especially in Doppler modes. Analog filter between ADC and VGA can be used with added noise and power. Digital filter achieves the same performance as analog filters and has more flexibility in fine tuning multiple characteristics.

ADS5294 includes optional first-order digital high-pass (HP) IIR filter. 🛛 46 shows the device block diagram and transfer function.

図 46. HP Filter Block Diagram

3 47 shows the characteristics at k=2 to 10.



☑ 47. HP Filter Amplitude Response at K = 2 to 10



Feature Description (continued)

9.3.4 Decimation Filter

ADS5294 includes an option to decimate the ADC output data using filters. Once the decimation is enabled, the decimation rate, frequency band of the filter can be programmed. In addition, the user can select either the predefined or custom coefficients.

DECIMATION	TYPE OF FILTER	DATA _RATE	FILTERn _RATE	FILTERn _COEFF_SET	ODD_TAP	USE _FILTER _CHn	EN_CUSTOM _FILT
Desimate by 2	Built-in low-pass odd-tap filter (pass band = 0 to $f_S / 4$)	01	000	000	1	1	0
Decimate by 2	Built-in high-pass odd-tap filter (pass band = $f_S / 4$ to $f_S / 2$)	01	000	001	1	1	0
	Built-in low-pass even-tap filter (pass band = 0 to $f_S / 8$)	10	001	010	0	1	0
Decimate by 4	Built-in first band pass even tap filter (pass band = $f_S / 8$ to $f_S / 4$)	10	001	011	0	1	0
	Built-in second band pass even tap filter (pass band = $f_S / 4$ to 3 $f_S / 8$)	10	001	100	0	1	0
	Built-in high pass odd tap filter (pass band = 3 $f_S / 8$ to $f_S / 2$)	10	001	101	1	1	0
Decimate by 2	Custom filter (user-programmable coefficients)	01	000	000	0 and 1	1	1
Decimate by 4	Custom filter (user-programmable coefficients)	10	001	000	0 and 1	1	1
Decimate by 8	Custom filter (user-programmable coefficients)	11	100	000	0 and 1	1	1
Bypass decimation	Custom filter (user-programmable coefficients)	00	011	000	0 and 1	1	1

表 1.	Digital	Filters ⁽¹⁾
------	---------	------------------------

(1) EN_CUSTOM_FILT is the D15 of register 5A (Hex) to B9 (Hex).

9.3.5 Decimation Filter Equation

In the default setting, the decimation filter is implemented as a 24-tap FIR filter with symmetrical coefficients (each coefficient is 12-bit signed). By setting the register bit **ODD_TAPn** = 1, a 23-tap FIR is implemented

9.3.5.1 Pre-defined Coefficients

The built-in filters (lowpass, highpass, and bandpass) use pre-defined coefficients. The frequency responses of the build-in decimation filters with different decimation factors are shown in 🛛 48.

Texas INSTRUMENTS

ADS5294







9.3.5.2 Custom Filter Coefficients

The filter coefficients are also programmed, or customized, by the user. For custom coefficients, set the register bit **FILTER COEFF SELECT>** and load the coefficients (h_0 to h_{11}) in registers 0x5A to 0xB9, using the serial interface as:

Register content = real coefficient value × 211, 12-bit signed representation of real coefficient.

9.3.6 PLL Operation Versus LVDS Timing

The ADS5294 uses a PLL that automatically changes configuration to one of four states depending on the sampling clock frequency. The clock frequency detection is automatic and each time the sampling frequency crosses a threshold, the PLL changes configuration to a new state. The PLL remains in the new state for a range of clock frequencies. To prevent unwanted toggling of PLL state around a threshold, the circuit has an built-in hysteresis. The ADS5294 has three thresholds over the sampling clock frequency range from 10 MHz to 80 MHz and can be in one of four states as shown by $\boxed{2}$ 50.



図 50. PLL States Versus ADC Fs

Each threshold shifts by a small amount across temperature. On power up, depending on the clock frequency, the PLL settles in one of four states. Later, as the system warms up, the PLL changes state once due to the shift in the threshold across temperature.

9.3.6.1 Effect on Output Timings

The PLL state change has an effect on the output LVDS timings. In some settings, the set-up time decreases by 100 ps typically with a corresponding increase in the hold time.

In applications where a timing calibration occurs at the system level once after power-up, this subsequent change of the PLL state is undesirable. The ADS5294 has register options to disable the automatic switch of the PLL state based on frequency detected. To prevent this variation in output timing, disable the PLL from switching states.

In addition to disabling the auto-switching, setting the PLL to the correct state is also required, depending on the sample clock frequency used in the system. The following sequence of register writes must be followed exactly:

- Step 1: Enable test-mode access by writing register data = 0x0010 in address 0x01 (for example: enable the access to registers with address higher than 0xF0).
- Step 2: Configure the PLL to the correct state depending on the clock frequency of operation and the decimation factor, as per the following tables.



注

For certain sampling frequencies, there are two PLL states possible, both of which are stable. In such cases, the higher PLL state results in a better set-up time compared to a lower PLL state. For example, at 80 MSPS, with decimation by 2 enabled, the PLL may be in states 3 or 4. However, the set-up time value specified in *LVDS Timing at Different Sampling Frequencies* — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter Enabled (0.43 ns minimum) is in PLL state 4. In state 3, the set-up time is reduced further by 100 ps typically, with a corresponding increase in the hold time.

REGISTER ADDRESS ADC Fs (MSPS) FUNCTION **REGISTER DATA** Fs ≤ 12 Disable PLL auto state switch and put 0xD1 0x0040 PLL in state 1 Disable PLL auto state switch and put $9 \le Fs \le 24$ 0xD1 0x00C0 PLL in state 2 $18 \le Fs \le 42$ Disable PLL auto state switch and put 0x0140 0xD1 PLL in state 3 Disable PLL auto state switch and put Fs ≥ 28 0xD1 0x0240 PLL in state 4

表 2. PLL Configuration When Decimation is Disabled

ADC Fs	FUNCTION	REGISTER ADDRESS	REGISTER DATA		
Fs ≤ 24	Disable PLL auto state switch and put PLL in state 1	0xD1	0x0040		
18 ≤ Fs ≤ 48	Disable PLL auto state switch and put PLL in state 2	0xD1	0x00C0		
36 ≤ Fs ≤ 80	Disable PLL auto state switch and put PLL in state 3	0xD1	0x0140		
Fs ≥ 56	Disable PLL auto state switch and put PLL in state 4	0xD1	0x0240		
www.tii.co.ip

	J		
ADC Fs	FUNCTION	REGISTER ADDRESS	REGISTER DATA
Fs ≤ 48	Disable PLL auto state switch and put PLL in state 1	0xD1	0x0040
36 ≤ Fs ≤ 80	Disable PLL auto state switch and put PLL in state 2	0xD1	0x00C0
Fs ≥ 72	Disable PLL auto state switch and put PLL in state 3	0xD1	0x0140

表 4. PLL Configuration When Decimation by 4 is Used

表 5. PLL Configuration When Decimation by 8 is Used

	-	-	
ADC Fs	FUNCTION	REGISTER ADDRESS	REGISTER DATA
Fs ≤ 80	Disable PLL auto state switch and put PLL in state 1	0xD1	0x0040
72 ≤ Fs ≤ 80	Disable PLL auto state switch and put PLL in state 2	0xD1	0x00C0

9.4 Device Functional Modes

ADC Output Resolution and LVDS Serialization Rate Modes: The LVDS serialization rate can be programmed as 10, 12, 14, or 16 bits by the EN_BIT_SER register bit.

Output Data Rate Modes: The density of output data payload can be set to 1X or 2X mode by using the EN_SDR register bit. The maximum data rate (in bits per sec) of the LVDS interface is limited. In addition, the LVDS data can be distributed by one pair LVDS data lane or two pairs of LVDS data lanes. Please see the description of Registers 0x50 to 0x55 in the *Programmable Mapping Between Input Channels and Output Pins* section. When the decimation feature is used, the LVDS output rate can be reduced to 1/2, 1/4, and 1/8 of ADC sampling rate as *Output Data Rate Control* shows. The flexible output data rate modes give users a wide selection of different speed FPGAs.

Power Modes: The device can be configured via SPI or pin settings to a complete power-down mode and via pin settings to a partial power-down (standby mode). During these two modes (complete and partial power-down), different internal functions stay powered up, resulting in different power consumption and wake-up times. In the partial power-down mode, all LVDS data lanes are powered down. The bit clock and frame clock lanes remain enabled to save time to sync again on the receiver side. However, in the complete power-down mode all lanes are powered down and thus this mode requires more time to wake-up because the bit clock and frame clock lanes must sync again with the receiver device.

LVDS Test Pattern Mode: The ADC data coming out of the LVDS outputs can be replaced by different kinds of test patterns. Note that the test patterns replace the data streaming out of the ADCs. The different test patterns are described in *LVDS Test Patterns*.

9.5 Programming

9.5.1 Serial Interface

ADS5294 has a set of internal registers that can be accessed by the serial interface formed by pins CSZ (Serial interface Enable – Active Low), SCLK (Serial Interface Clock), and SDATA (Serial Interface Data).

When CSZ is low,

- Serial shift of bits into the device is enabled
- Serial data (SDATA) is latched at every rising edge of SCLK
- SDATA is loaded into the register at every 24th SCLK rising edge.

If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active CSZ pulse. The first eight bits form the register address and the remaining 16 bits form the register data. The interface works with SCLK frequencies from 15 MHz down to very low speeds (a few Hertz) and also with non-50% SCLK duty cycle.

ADS5294 JAJSFA9E – NOVEMBER 2011 – REVISED APRIL 2018



Programming (continued)

9.5.1.1 Register Initialization

After power-up, initialize the internal registers to the respective default values. Initialization occurs in one of two ways:

- 1. Through a hardware reset, by applying a high pulse on the RESET pin.
- 2. Through a software reset: using the serial interface, set the RST bit high. Setting this bit initializes the internal registers to the respective default values and then self-resets the bit low. In this case, the RESET pin stays low (inactive).



図 51. Serial Interface Timing

Please refer to Serial Interface Timing Requirements for more details.

9.5.1.2 Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back on the SDOUT pin. This mode is useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

By default, after power up and device reset, the SDOUT pin is in the high-impedance state. When the readout mode is enabled using the register bit <READOUT>, SDOUT outputs the contents of the selected register serially, described as follows.

• Set register bit <READOUT> = 1 to put the device in serial readout mode. This setting disables any further writes into the internal registers, EXCEPT the register at address 1.

- Note that the <READOUT> bit itself is also located in register 1.

The device can exit readout mode by writing <READOUT> to 0.

Only the contents of register at address 1 cannot be read in the register readout mode.

- Initiate a serial interface cycle specifying the address of the register (A7–A0) whose content is to be read.
- The device serially outputs the contents (D15–D0) of the selected register on the SDOUT pin.
- The external controller can latch the contents at the rising edge of SCLK.
- To exit the serial readout mode, reset register bit <READOUT> = 0, which enables writes into all registers of the device. At this point, the SDOUT pin enters the high-impedance state.



Programming (continued)



図 52. Serial Readout Timing

9.5.1.3 Default States After Reset

- Device is in normal operation mode with 14-bit ADC enabled for all channels
- Output interface is 1-wire, 14x-serialization with 7x-bit clock and 1x-frame clock frequency
- · Serial readout is disabled
- PDN pin is configured as global power-down pin
- Digital gain is set to 0 dB
- Digital modes such as LFNS and digital filters are disabled



9.6 Register Maps

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION
00																х	RST	1: Self-clearing software RESET; . After reset, this bit is set to 0 0: Normal operation.
																Х	EN_READOUT	1: READOUT of registers mode;0: Normal operation
01												х					EN_HIGH_ADDRS	0 – Disable access to register at address 0xF0 1 – Enable access to register at address 0xF0
02			x														EN_SYNC	1:Enable SYNC feature to synchronize the test patterns; 0: Normal operation, SYNC feature is disabled for the test patterns. Note: this bit needs to be set as 1 when software or hardware SYNC feature is used. see Reg.0x25[8] and 0x25[15]
0A	Х	х	х	Х	х	Х	Х	х	Х	Х	Х	Х	х	Х	Х	Х	RAMP_PAT_RESET_VAL	Ramp pattern reset value
									х	х	х	х	х	х	х	х	PDN_CH<8:1>	1:Channel-specific ADC power-down mode; 0: Normal operation
OF								х									PDN_PARTIAL	1:Partial power-down mode - fast recovery from power-down; 0: Normal operation
0							х										PDN_COMPLETE	1:Register mode for complete power-down - slower recovery; 0: Normal operation
						х											PDN_PIN_CFG	1:Configures PD pin for partial power-down mode; 0:Configures PD pin for complete power-down mode
14									х	х	х	х	х	х	х	х	LFNS_CH<8:1>	1: Channel-specific low-frequency noise suppression mode enable; 0: LFNS disabled
1C		х															EN_FRAME_PAT	1: Enables output frame clock to be programmed through a pattern; 0: Normal operation on frame clock
			Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	ADCLKOUT<13:0>	14-bit pattern for frame clock on ADCLKP and ADCLKN pins
23	х	х	х	х	х	х	х	х	Х	х	х	х	х	х	Х	х	PRBS_SEED<15:0>	PRBS pattern starting seed value lower 16 bits
24									х	х	х	х	х	х	х	х	INVERT_CH<8:1>	 Swaps the polarity of the analog input pins electrically; Normal configuration
	х	х	х	х	х	х	х										PRBS_SEED<22:16>	PRBS seed starting value upper 7 bits

表 6. Summary of Functions Supported by Serial Interface ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

(1) The unused bits in each register (identified as blank table cells) must be programmed as '0'.

(2) X = Register bit referenced by the corresponding name and description

(3) Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 when the particular register is programmed.

(4) Multiple functions in a register can be programmed in a single write operation.



Register Maps (continued)

表 6. Summary of Functions Supported by Serial Interface ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (continued)

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION
										х	0	0					EN_RAMP	1: Enables a repeating full-scale ramp pattern on the outputs; 0: Normal operation
										0	х	0					DUALCUSTOM_PAT	1:Enables mode wherein output toggles between two defined codes; 0: Normal operation
										0	0	х					SINGLE_CUSTOM_PAT	1: Enables mode wherein output is a constant specified code; 0: Normal operation
															х	х	BITS_CUSTOM1<13:12>	2 MSBs for single custom pattern (and for the first code of the dual custom patterns)
													Х	Х			BITS_CUSTOM2<13:12>	2 MSBs for second code of the dual custom patterns
25								х									TP_SOFT_SYNC	 Software sync bit for test patterns on all 8 CHs; No sync. Note: in order to synchronize the digital filters using the SYNC pin, this bit must be set as 0.
				х													PRBS_TP_EN	1: PRBS test pattern enable bit; 0: PRBS test pattern disabled
			Х														PRBS_MODE_2	PRBS 9 bit LFSR (23bit LFSR is default)
		х															PRBS_SEED_FROM_REG	1: Enable PRBS seed to be chosen from register 0x23 and 0x24; 0: Disabled
	x																TP_HARD_SYNC	1: Enable the external SYNC feature for syncing test patterns. 0: Inactive. Note: in order to synchronize the digital filters using the SYNC pin, this bit must be set as 0.
26	х	х	х	х	х	х	х	х	х	х	х	х					BITS_CUSTOM1<11:0>	12 lower bits for single custom pattern (and for the first code of the dual custom pattern).
27	х	Х	Х	х	Х	Х	Х	х	Х	х	Х	Х					BITS_CUSTOM2<11:0>	12 lower bits for second code of the dual custom pattern
	х																EN_BITORDER	Enables the bit order output. 0 = byte-wise, 1 = word-wise or bit-wise
28	x							x									BIT_WISE	Selects between byte-wise and bit-wise 1: bit-wise, odd bits come out on one wire and even bits come out on other wire. D15 must be set to '1' for the bit-wise mode. 0: byte-wise, upper bits on one wire and lower bits on other wire D15 must be set to '0' for the byte-wise mode.
	1								x	x	x	x	х	x	x	x	EN_WORDWISEBY_CH<7:0>	Output format is one sample on one LVDS wire and next sample on other LVDS wire. O: Data comes out in 2-wire mode with upper set of bits on one channel and lower set of bits on the other. Note: D15 must set to '1' for the word-wise mode.
20															х		GLOBAL_EN_FILTER	1: Enables filter blocks - global control; 0: Inactive
29																х	EN_CHANNEL_AVG	1: Enables channel averaging mode; 0: Inactive
													Х	Х	Х	Х	GAIN_CH1<3:0>	Programmable gain - Channel 1
24									Х	Х	Х	Х					GAIN_CH2<3:0>	Programmable gain - Channel 2
ZA					Х	Х	Х	Х	<u> </u>				-				GAIN_CH3<3:0>	Programmable gain - Channel 3
	Х	Х	Х	Х													GAIN_CH4<3:0>	Programmable gain - Channel 4



Register Maps (continued)

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION
	Х	Х	Х	Х													GAIN_CH5<3:0>	Programmable gain - Channel 5
20					Х	Х	х	Х									GAIN_CH6<3:0>	Programmable gain - Channel 6
20									Х	Х	Х	Х					GAIN_CH7<3:0>	Programmable gain - Channel 7
													Х	Х	Х	Х	GAIN_CH8<3:0>	Programmable gain - Channel 8
						Х	х										AVG_CTRL4<1:0>	Averaging control for what comes out on LVDS output OUT4
20									Х	Х							AVG_CTRL3<1:0>	Averaging control for what comes out on LVDS output OUT3
20												Х	х				AVG_CTRL2<1:0>	Averaging control for what comes out on LVDS output OUT2
															Х	Х	AVG_CTRL1<1:0>	Averaging control for what comes out on LVDS output OUT1
						Х	х										AVG_CTRL8<1:0>	Averaging control for what comes out on LVDS output OUT8
20									Х	Х							AVG_CTRL7<1:0>	Averaging control for what comes out on LVDS output OUT7
20												Х	х				AVG_CTRL6<1:0>	Averaging control for what comes out on LVDS output OUT6
															Х	Х	AVG_CTRL5<1:0>	Averaging control for what comes out on LVDS output OUT5
							х	Х	Х								FILTER1_COEFF_SET<2:0>	Select stored coefficient set for filter 1
										Х	Х	Х					FILTER1_RATE<2:0>	Set decimation factor for filter 1
														Х			ODD_TAP1	Use odd tap filter 1
2E																х	USE_FILTER1	1: Enables filter for channel 1; 0: Disables
			Х	Х	Х	Х											HPF_CORNER _CH1	HPF corner in values k from 2 to 10
		х															HPF_EN_CH1	1: HPF filter enable for the channel; 0: Disables
							х	Х	Х								FILTER2_COEFF_SET<2:0>	Select stored coefficient set for filter 2
										х	Х	Х					FILTER2_RATE<2:0>	Set decimation factor for filter 2
														х			ODD_TAP2	Use odd tap filter 2
2F																х	USE_FILTER2	1: Enables filter for channel 2; 0: Disables
			Х	Х	Х	Х											HPF_CORNER _CH2	HPF corner in values k from 2 to 10
		х															HPF_EN_CH2	1: HPF filter enabled for the channel; 0: Disabled
							Х	Х	Х								FILTER3_COEFF_SET<2:0>	Select stored coefficient set for filter 3
										Х	Х	Х					FILTER3_RATE<2:0>	Set decimation factor for filter 3
														Х			ODD_TAP3	Use odd tap filter 3
30																х	USE_FILTER3	1: Enables filter for channel 3; 0: Disables
			Х	Х	Х	Х											HPF_CORNER _CH3	HPF corner in values k from 2 to 10
		х															HPF_EN_CH3	1: HPF filter enabled for the channel; 0: Disabled



Register Maps (continued)

表 6. Summary of Functions Supported by Serial Interface ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (continued)

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION
							Х	Х	Х								FILTER4_COEFF_SET<2:0>	Select stored coefficient set for filter 4
										Х	Х	Х					FILTER4_RATE<2:0>	Set decimation factor for filter 4
														Х			ODD_TAP4	Use odd tap filter 4
31																х	USE_FILTER4	1: Enables filter for channel 4; 0: Disables
			Х	х	Х	Х											HPF_CORNER _CH4	HPF corner in values k from 2 to 10
		х															HPF_EN_CH4	1: HPF filter enabled for the channel; 0: Disabled
							Х	Х	Х								FILTER5_COEFF_SET<2:0>	Select stored coefficient set for filter 5
										Х	Х	Х					FILTER5_RATE<2:0>	Set decimation factor for filter 5
														Х			ODD_TAP5	Use odd tap filter 5
32																х	USE_FILTER5	1: Enables filter for channel 5; 0: Disables
			Х	х	Х	Х											HPF_CORNER _CH5	HPF corner in values k from 2 to 10
		х															HPF_EN_CH5	1: HPF filter enabled for the channel; 0: Disabled
							Х	Х	Х								FILTER_TYPE6<2:0>	Select stored coefficient set for filter 6
										Х							DECBY8_6	Enables decimate by 8 filter 6
											Х	х					FILTER_MODE6<1:0>	Set decimation factor for filter 6
33														Х			ODD_TAP6	Use odd tap filter 6
																х	USE_FILTER6	Enables filter for channel 6
			Х	х	Х	Х											HPF_CORNER _CH6	HPF corner in values k from 2 to 10
		Х															HPF_EN_CH6	HPF filter enable for the channel
							Х	Х	Х								FILTER_TYPE7<2:0>	Select stored coefficient set for filter 7
										Х							DECBY8_7	Enables decimate by 8 filter 7
											Х	Х					FILTER_MODE7<1:0>	Set decimation factor for filter 7
34														Х			ODD_TAP7	Use odd tap filter 7
																х	USE_FILTER7	Enables filter for channel 7
			Х	х	Х	Х											HPF_CORNER _CH7	HPF corner in values k from 2 to 10
		Х															HPF_EN_CH7	HPF filter enable for the channel
							Х	Х	Х								FILTER_TYPE8<2:0>	Select stored coefficient set for filter 8
										Х							DECBY8_8	Enables decimate by 8 filter 8
											Х	Х					FILTER_MODE8<1:0>	Set decimation factor for filter 8
														Х			ODD_TAP8	Use odd tap filter 8
35																х	USE_FILTER8	1: Enables filter for channel 8; 0: Disables
			Х	х	Х	Х											HPF_CORNER_CH8	HPF corner in values k from 2 to 10
		х															HPF_EN_CH8	1: HPF filter enable for the channel; 0: Disables



Register Maps (continued)

表 6.	Summar	y of Functions S	upported b	y Serial Interface	(1)(2)(3)(4)	(continued))
------	--------	------------------	------------	--------------------	--------------	-------------	---

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION
38															Х	Х	DATA_RATE<1:0>	Select output frame clock rate. Please see Output Data Rate Control.
42	x												x				EXT_REF_VCM	Drive external reference mode through: D15 = D3 = 1: the VCM pin; D15 = D3 = 0: REFT and REFB pins. Note: 0xF0[15] should be set as '1' to enable the external reference mode.
										Х	Х						PHASE_DDR<1:0>	Controls phase of LCLK output relative to data
45															0	х	PAT_DESKEW	1: Enable deskew pattern mode; 0: Inactive
40															х	0	PAT_SYNC	1: Enable sync pattern mode; 0: Inactive
	1															x	EN_2WIRE	1: 2-wire LVDS output; 0: 1-wire LVDS output. Note: ~250us PLL settling time is required after programming the EN_2WIRE bit from <i>Default States After Reset.</i>
	1													х			BTC_MODE	1: 2s complement; (ADC data output format) 0: Binary Offset (ADC data output format)
	1												х				MSB_FIRST	1: MSB First; 0: LSB First
46	1											х					EN_SDR	1:SDR Bit Clock; 0: DDR Bit Clock
	1				x	x	x	x									EN_BIT_SER	Output serialization mode. 0001: 10 bit (EN_10BIT) 0010: 12 bit (EN_12BIT) 0100: 14 bit (EN_14BIT) 1000: 16 bit (EN_16BIT)
	1		х														FALL_SDR	1: Controls LCLK rising or falling edge comes in the middle of data window when operating in SDR output mode; 0: At the edge of data window.
50	1												Х	Х	Х	Х	MAP_Ch1234_to_OUT1A	OUT1A Pin pair to channel data mapping selection
	1								Х	Х	Х	Х					MAP_Ch1234_to_OUT1B	OUT1B Pin pair to channel data mapping selection
	1				Х	Х	Х	Х									MAP_Ch1234_to_OUT2A	OUT2A Pin pair to channel data mapping selection
51	1												Х	Х	Х	Х	MAP_Ch1234_to_OUT2B	OUT2B Pin pair to channel data mapping selection
	1								Х	Х	Х	Х					MAP_Ch1234_to_OUT3A	OUT3A Pin pair to channel data mapping selection
	1				Х	Х	Х	Х									MAP_Ch1234_to_OUT3B	OUT3B Pin pair to channel data mapping selection
50	1												Х	Х	Х	Х	MAP_Ch1234_to_OUT4A	OUT4A Pin pair to channel data mapping selection
52	1								Х	Х	Х	Х					MAP_Ch1234_to_OUT4B	OUT4B Pin pair to channel data mapping selection
	1												Х	Х	Х	Х	MAP_Ch5678_to_OUT5B	OUT5B Pin pair to channel data mapping selection
53	1								Х	Х	Х	Х					MAP_Ch5678_to_OUT5A	OUT5A Pin pair to channel data mapping selection
	1				Х	Х	Х	Х									MAP_Ch5678_to_OUT6B	OUT6B Pin pair to channel data mapping selection
	1												Х	Х	Х	Х	MAP_Ch5678_to_OUT6A	OUT6A Pin pair to channel data mapping selection
54	1								Х	Х	Х	Х					MAP_Ch5678_to_OUT7B	OUT7B Pin pair to channel data mapping selection
	1				Х	Х	Х	Х									MAP_Ch5678_to_OUT7A	OUT7A Pin pair to channel data mapping selection



Register Maps (continued)

表 6. Summary of Functions Supported by Serial Interface ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (continued)

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME	DESCRIPTION
55	1												Х	х	Х	Х	MAP_Ch5678_to_OUT8B	OUT8B Pin pair to channel data mapping selection
55	1								Х	Х	Х	Х					MAP_Ch5678_to_OUT8A	OUT8A Pin pair to channel data mapping selection
F0	х																EN_EXT_REF	 Enable external reference mode. the voltage reference can be applied on either REFP and REFB pins or VCM pin. Default: internal reference mode.

Texas Instruments

www.tij.co.jp

9.6.1 Description Of Serial Registers

9.6.1.1 Power-Down Modes

						-	•		-			5					
ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
0F									Х	Х	Х	Х	Х	Х	Х	Х	PDN_CH<8:1>
								Х									PDN_PARTIAL
							Х										PDN_COMPLETE
						Х											PDN_PIN_CFG

表 7. Power-Down Mode Register

Each of the eight channels can be individually powered down. PDN_CH<N> controls the power-down mode for ADC channel <N>. In addition to channel-specific power-down, the ADS5294 also has two global power-down modes:

- 1. The partial power-down mode partially powers down the chip. Recovery time from the partial power-down mode is about 10 µs provided that the clock has been running for at least 50 µs before exiting this mode.
- 2. The complete power-down mode completely powers down the chip This mode involves a much longer recovery time 100 µs.

In addition to programming the chip in either of these two power-down modes (through either the PDN_PARTIAL or PDN_COMPLETE bits), the PD pin itself can be configured as either a partial power-down pin or a complete power-down pin control. For example, if PDN_PIN_CFG=0 (default), when the PD pin is high, the device enters complete power-down mode. However, if PDN_PIN_CFG=1, when the PD pin is high, the device enters partial power-down mode.

9.6.1.2 Low Frequency Noise Suppression Mode

表 8. Low Frequency Noise Suppression Mode Register

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
14									Х	Х	Х	Х	Х	Х	Х	Х	LFNS_CH<8:1>

The low-frequency noise suppression mode is useful in applications where good noise performance is desired in the frequency band of 0 to 1 MHz (around DC). Setting this mode shifts the low-frequency noise of the ADS5294 to approximately Fs / 2, thereby, moving the noise floor around DC to a much lower value. LFNS_CH<8:1> enables this mode individually for each channel. See \boxtimes 38 and \boxtimes 39.

9.6.1.3 Analog Input Invert

表 9. Analog Input Invert Register

								-				•					
ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
24									Х	Х	Х	Х	Х	Х	Х	Х	INVERT_CH<8:1>



Generally, IN_P pin represents the positive analog input pin, and INN represents the complementary negative input. Setting the bits marked INVERT_CH<8:1> (individual control for each channel) causes the inputs to be swapped. IN_N now represents the positive input, and IN_P the negative input.

9.6.1.4 LVDS Test Patterns

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
23	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	PRBS_SEED<15:0>
24	Х	Х	Х	Х	Х	Х	Х										PRBS_SEED<22:16>
										Х	0	0					EN_RAMP
										0	Х	0					DUALCUSTOM_PAT
										0	0	Х					SINGLE_CUSTOM_PAT
															Х	Х	BITS_CUSTOM1<13:12>
25													Х	Х			BITS_CUSTOM2<13:12>
20								Х									TP_SOFT_SYNC
				Х													PRBS_TP_EN
			Х														PRBS_MODE_2
		Х															PRBS_SEED_FROM_REG
	Х																TP_HARD_SYNC
26	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х					BITS_CUSTOM1<11:0>
27	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х					BITS_CUSTOM2<11:0>
45															0	Х	PAT_DESKEW
40															Х	0	PAT_SYNC

表 10. LVDS Test Patterns

The ADS5294 can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. All these patterns can be synchronized across devices by the sync function either through the hardware SYNC pin or the software sync bit TP_SOFT_SYNC bit in register 0x25. When set, the TP_HARD_SYNC bit enables the test patterns to be synchronized by the hardware SYNC Pin. When the software sync bit TP_SOFT_SYNC is set, special timing is needed.

- Setting EN_RAMP to '1' causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1 LSB every clock cycle. After hitting the full-scale code, it returns back to zero code and ramps again.
- The device can also be programmed to output a constant code by setting SINGLE_CUSTOM_PAT to '1', and programming the desired code in BITS_CUSTOM1<13:0>. In this mode, BITS_CUSTOM1<13:0> take the place of the 14-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes the same way as normal ADC data are controlled.
- The device can also toggle between two consecutive codes, by programming DUAL_CUSTOM_PAT to '1'. The two codes are represented by the contents of BITS_CUSTOM1<13:0> and BITS_CUSTOM2<13:0>.
- In addition to custom patterns, the device may also be made to output two preset patterns:
 - Deskew patten Set using PAT_DESKEW, this mode replaces the 14-bit ADC output D<13:0> with the 010101010101010101 word.
 - Sync pattern Set using PAT_SYNC, the normal ADC word is replaced by a fixed 11111110000000 word.
 - PRBS patterns The device can give 9-bit or 23-bit LFSR Pseudo random pattern on the channel outputs that are controlled by the register 0x25. To enable the PRBS pattern PRBS_TP_EN bit in the register 0x25 needs to be set. The default is the 23-bit LFSR. To select the 9-bit LFSR, set the PRBS_MODE_2 bit. The seed value for the PRBS patterns can be chosen by enabling the PRBS_SEED_FROM_REG bit to 1 and the value written to the PRBS_SEED registers in 0x24 and 0x23.

注

Only one of these patterns should be active at any given instant.

9.6.1.5 Bit-Byte-Word Wise Output

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
	х																EN_BITORDER
28	1							х									BIT_WISE
	1								Х	Х	Х	х	Х	Х	Х	х	EN_WORDWISE_BY_CH<7 :>

表 11. Bit-Byte-Word Wise Output

Register 0x28 selects the LVDS ADC output as bit-wise, byte-wise, or word-wise in the 2-wire mode. 353 and 354 show the details.





www<u>.tij.co.jp</u>



図 54. 14-Bit Word Wise

9.6.1.6 Digital Processing Blocks

The ADS5294 integrates a set of commonly-used digital functions to ease system design. These functions are shown in the digital block diagram of $\boxed{2}$ 55 and described in the following sections.

TEXAS INSTRUMENTS

www.tij.co.jp

ADS5294

JAJSFA9E - NOVEMBER 2011 - REVISED APRIL 2018



☑ 55. Digital Processing Block Diagram



9.6.1.7 Programmable Digital Gain

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
2A													Х	Х	Х	Х	GAIN_CH1<3:0>
									Х	Х	Х	Х					GAIN_CH2<3:0>
					Х	Х	Х	Х									GAIN_CH3<3:0>
	Х	Х	Х	Х													GAIN_CH4<3:0>
2B	Х	Х	Х	Х													GAIN_CH5<3:0>
					Х	Х	Х	Х									GAIN_CH6<3:0>
									Х	Х	Х	Х					GAIN_CH7<3:0>
													Х	Х	Х	Х	GAIN_CH8<3:0>

表 12. Programmable Digital Gain

In applications where the full-scale swing of the analog input signal is much less than the 2 V_{PP} range supported by the ADS5294, a programmable gain is set to achieve the full-scale output code even with a lower analog input swing. The programmable gain for each channel is set individually using a set of four bits, indicated as GAIN_CHN<3:0> for Channel N. The gain setting is coded in binary from 0 to 12 dB as shown in $\frac{1}{5}$ 13.

GAIN_CHN<3>	GAIN_CHN<2>	GAIN_CHN<1>	GAIN_CHN<0>	CHANNEL N GAIN SETTING
0	0	0	0	0 dB
0	0	0	1	1 dB
0	0	1	0	2 dB
0	0	1	1	3 dB
0	1	0	0	4 dB
0	1	0	1	5 dB
0	1	1	0	6 dB
0	1	1	1	7 dB
1	0	0	0	8 dB
1	0	0	1	9 dB
1	0	1	0	10 dB
1	0	1	1	11 dB
1	1	0	0	12 dB
1	1	0	1	Do not use
1	1	1	0	Do not use
1	1	1	1	Do not use

表 13. Gain Setting for Channel N

9.6.1.8 Channel Averaging

表 14. Channel Averaging

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
29																Х	EN_CHANNEL_AVG
2C						Х	Х										AVG_CTRL4<1:0>
									Х	Х							AVG_CTRL3<1:0>
												Х	Х				AVG_CTRL2<1:0>
															Х	Х	AVG_CTRL1<1:0>
2D						Х	Х										AVG_CTRL8<1:0>
									Х	Х							AVG_CTRL7<1:0>
												Х	Х				AVG_CTRL6<1:0>
															Х	Х	AVG_CTRL5<1:0>

In the default mode of operation, the LVDS outputs <8..1> contain the data of the ADC Channels <8..1>. By setting the EN_CHANNEL_AVG bit to '1', the outputs from multiple channels can be averaged. The resulting outputs from the Channel averaging block (which is bypassed in the default mode) are referred to as Bins. The contents of the Bins <8..1> come out on the LVDS outputs <8..1>. The contents of each of the eight Bins are determined by the register bits marked AVG_CTRL*n*<1:0> where *n* stands for the Bin number. The different settings are shown in the following table:

AVG_CTRL1<1>	AVG_CTRL1<0>	Contents of Bin 1
0	0	Zero
0	1	ADC Channel 1
1	0	Average of ADC Channel 1, 2
1	1	Average of ADC Channel 1, 2, 3, 4
AVG_CTRL2<1>	AVG_CTRL2<0>	Contents of Bin 2
0	0	Zero
0	1	ADC Channel 2
1	0	ADC Channel 3
1	1	Average of ADC Channel 3, 4
AVG_CTRL3<1>	AVG_CTRL3<0>	Contents of Bin 3
0	0	Zero
0	1	ADC Channel 3
1	0	ADC Channel 2
1	1	Average of ADC Channel 1, 2
AVG_CTRL4<1>	AVG_CTRL4<0>	Contents of Bin 4
0	0	Zero
0	1	ADC Channel 4
1	0	Average of ADC Channel 3, 4
1	1	Average of ADC Channel 1, 2, 3, 4
AVG_CTRL5<1>	AVG_CTRL5<0>	Contents of Bin 5
AVG_CTRL5<1> 0	AVG_CTRL5<0> 0	Contents of Bin 5 Zero
AVG_CTRL5<1> 0 0	AVG_CTRL5<0> 0 1	Contents of Bin 5 Zero ADC Channel 5
AVG_CTRL5<1> 0 0 1	AVG_CTRL5<0> 0 1 0 0	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6
AVG_CTRL5<1> 0 0 1 1 1	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 0 1	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1>	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0>	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8 Contents of Bin 6
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8 Contents of Bin 6 Zero
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8 Contents of Bin 6 Zero ADC Channel 6
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1> 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AVG_CTRL5<0> 0 1 1 0 1 AVG_CTRL6<0> 0 1 1 AVG_CTRL6<0> 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8 Contents of Bin 6 Zero ADC Channel 6 ADC Channel 7
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1> 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8 Contents of Bin 6 Zero ADC Channel 6 ADC Channel 7
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL6<1> 0 1 1 1 AVG_CTRL7<1>	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 0 1 0 1 0 1 AVG_CTRL7<0>	Contents of Bin 5 Zero ADC Channel 5 Average of ADC Channel 5, 6 Average of ADC Channel 5, 6, 7, 8 Contents of Bin 6 Zero ADC Channel 6 ADC Channel 7 Average of ADC Channel 7, 8
AVG_CTRL5<1> 0 0 1 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL6<1> 0 1 1 1 AVG_CTRL7<1> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 0 1 0 1 AVG_CTRL7<0> 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7Zero
AVG_CTRL5<1> 0 0 1 1 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL6<1> 0 1 1 1 AVG_CTRL7<1> 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7
AVG_CTRL5<1> 0 0 1 1 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL6<1> 0 1 1 AVG_CTRL7<1> 0 0 1 1 1 AVG_CTRL7<1> 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 0 1 0 1 AVG_CTRL7<0> 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7ADC Channel 6
AVG_CTRL5<1> 0 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL7<1> 0 0 1 1 1 1 1 1 1 1	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 0 1 0 1 AVG_CTRL7<0> 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 0 1 0 0 1 0 0 1 0	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7ADC Channel 7ADC Channel 7ADC Channel 7ADC Channel 7ADC Channel 6ADC Channel 6AVerage of ADC Channel 6, 5
AVG_CTRL5<1> 0 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL7<1> 0 0 1 AVG_CTRL7<1> 0 1 AVG_CTRL8<1>	AVG_CTRL5<0> 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 AVG_CTRL6<0> 0 1 0 1 AVG_CTRL7<0> 0 1 0 1 AVG_CTRL7<0> 0 1 AVG_CTRL8<0>	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7ADC Channel 6ADC Channel 6ADC Channel 6ADC Channel 6AVerage of ADC Channel 6, 5Contents of Bin 8
AVG_CTRL5<1> 0 0 1 1 1 1 AVG_CTRL6<1> 0 0 1 1 1 1 1 1 AVG_CTRL7<1> 0 0 1 1 1 AVG_CTRL7<1> 0 1 1 1 AVG_CTRL8<1> 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 0 1 0 1 0 1 AVG_CTRL7<0> 0 1 0 1 AVG_CTRL7<0> 0 1 0 1 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7ADC Channel 7ADC Channel 6ADC Channel 6ADC Channel 6AVerage of ADC Channel 6, 5Contents of Bin 8ZeroZero
AVG_CTRL5<1> 0 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL7<1> 0 0 1 AVG_CTRL7<1> 0 0 1 1 AVG_CTRL8<1> 0 0 0 0 0 0 0 0 0	AVG_CTRL5<0> 0 1 0 1 0 1 0 1 AVG_CTRL6<0> 0 1 0 1 0 1 0 1 AVG_CTRL7<0> 0 1 0 1 0 1 AVG_CTRL7<0> 0 1 AVG_CTRL8<0> 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7ADC Channel 6ADC Channel 8
AVG_CTRL5<1> 0 1 1 AVG_CTRL6<1> 0 0 1 1 AVG_CTRL7<1> 0 0 1 AVG_CTRL7<1> 0 0 1 1 AVG_CTRL8<1> 0 1 1 1 1 1 1 1 1 1	AVG_CTRL5<0> 0 1 1 0 1 AVG_CTRL6<0> 0 1 AVG_CTRL6<0> 0 1 AVG_CTRL7<0> 0 1 AVG_CTRL7<0> 0 1 AVG_CTRL8<0> 0 1 AVG_CTRL8<0> 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0	Contents of Bin 5ZeroADC Channel 5Average of ADC Channel 5, 6Average of ADC Channel 5, 6, 7, 8Contents of Bin 6ZeroADC Channel 6ADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7Average of ADC Channel 7, 8Contents of Bin 7ZeroADC Channel 7ADC Channel 6ADC Channel 7ADC Channel 6, 5Contents of Bin 8ZeroADC Channel 8AVerage of ADC Channel 7, 8

表 15. Channel Averaging



When the contents of a particular Bin is set to zero, then the LVDS buffer corresponding to that Bin gets automatically powered down.

9.6.1.9 Decimation Filter

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
29															Х		GLOBAL_EN_FILTER
2E							Х	Х	Х								FILTER1_COEFF_SET<2:0>
										Х	Х	Х					FILTER1_RATE<2:0>
														Х			ODD_TAP1
																Х	USE_FILTER1
2F							Х	Х	Х								FILTER2_COEFF_SET<2:0>
										Х	Х	Х					FILTER2_RATE<2:0>
														Х			ODD_TAP2
																Х	USE_FILTER2
30							Х	Х	Х								FILTER3_COEFF_SET<2:0>
										Х	Х	Х					FILTER3_RATE<2:0>
														Х			ODD_TAP3
																Х	USE_FILTER3
31							Х	Х	Х								FILTER4_COEFF_SET<2:0>
										Х	Х	Х					FILTER4_RATE<2:0>
														Х			ODD_TAP4
																Х	USE_FILTER4
32							Х	Х	Х								FILTER5_COEFF_SET<2:0>
										Х	Х	Х					FILTER5_RATE<2:0>
														Х			ODD_TAP5
																Х	USE_FILTER5
33							Х	Х	Х								FILTER6_COEFF_SET<2:0>
										Х	Х	Х					FILTER6_RATE<2:0>
														Х			ODD_TAP6
																Х	USE_FILTER6
34							Х	Х	Х								FILTER7_COEFF_SET<2:0>
										Х	Х	Х					FILTER7_RATE<2:0>
														Х			ODD_TAP7
																Х	USE_FILTER7
35							Х	Х	Х								FILTER8_COEFF_SET<2:0>
										Х	Х	Х					FILTER8_RATE<2:0>
														Х			ODD_TAP8
																Х	USE_FILTER8

表 16. Decimation Filter

The decimation filter is implemented as 24-tap FIR with symmetrical coefficients (each coefficient is 12-bit signed). The filter equation is:

$$y(n) = \left(\frac{1}{2^{11}}\right) \times \left[(h_0 \times x(n) + h_1 \times x(n-1) + h_2 \times x(n-2) + \dots + h_{11} \times x(n-11) + h_{11} \times x(n-12) \dots + h_1 \times x(n-22) + h_0 \times x(n-23)\right]$$
(2)

By setting the register bit <ODD_TAPn> = 1, a 23-tap FIR is implemented:

$$y(n) = \left(\frac{1}{2^{11}}\right) \times \left[(h_0 \times x(n) + h_1 \times x(n-1) + h_2 \times x(n-2) + ... + h_{10} \times x(n-10) + h_{11} \times x(n-11) + h_{10} \times x(n-12) ... + h_1 \times x(n-21) + h_0 \times x(n-22)\right]$$
(3)

In ± 2 and ± 3 , *h0*, *h1*...*h*₁₁ are 12-bit signed representation of the coefficients, *x*(*n*) is the input data sequence to the filter and *y*(*n*) is the filter output sequence.

ADS5294 JAJSFA9E - NOVEMBER 2011 - REVISED APRIL 2018



A decimation filter can be introduced at the output of each channel. To enable this feature, the GLOBAL_EN_FILTER should be set to '1'. Setting this bit to '1' increases the overall latency of each channel to 20 clock cycles irrespective of whether the filter for that particular channel has been chosen or not (using the USE_FILTER bit). The bits marked FILTERn_COEFF_SET<2:0>, FILTERn_RATE<2:0>, ODD_TAPn and USE FILTER *n* represent the controls for the filter for Channel *n*. Note that these bits are functional only when the GLOBAL EN FILTER gets set to '1' and USE FILTERn bit is set to '1'. For illustration, the controls for channel 1 are listed in 表 17:

The USE FILTER1 bit determines whether the filter for Channel 1 is used or not. When this bit is set to '1', the filter for channel 1 is enabled. When this bit is set to '0', the filter for channel 1 is disabled but the channel data passes through a dummy delay so that the overall latency of channel 1 is 20 clock cycles. With the USE FILTER1 bit set to '1', the characteristics of the filter can be set by using the other sets of bits.

The ADS5294 has six sets of filter coefficients stored in memory. Each of these sets define a unique pass band in the frequency domain and contain 12 coefficients (each coefficient is 12-bit long). These 12 coefficients are used to implement either a symmetric 24-tap (even-tap) filter, or a symmetric 23-tap (odd-tap) filter. Setting the register bit ODD TAP1 to '1' enables the odd-tap configuration (the default is even tap with this bit set to '0') for Channel 1. The bits FILTER1 COEFF SET<2:0> are used to choose the required set of coefficients for Channel 1.

The passbands corresponding to of each of these filter coefficient sets is shown in \boxtimes 56



図 56. Filter Types

Coefficient Sets 1 and 2 are the most appropriate when decimation by a factor of 2 is required, whereas Coefficient Sets 3, 4, 5, and 6 are appropriate when decimation by a factor of 4 is desired. The computation rate of the filter output is set independently using the bits FILTERn RATE<2:0>. The settings are shown in 表 17.



DECIMATION	TYPE OF FILTER	DATA_RAT E>	FILTERn_RA TE	FILTERn_CO EFF_SET	ODD_TAP	USE_FILTE R_CHn	EN_CUSTOM_ FILT
Desimate by 2	Built-in low-pass odd-tap filter (pass band = 0 to $f_S/4$)	01	000	000	1	1	0
Decimate by 2	Built-in highpass odd-tap filter (pass band = $f_S/4$ to $f_S/2$)	01	000	001	1	1	0
	Built-in lowpass even-tap filter (pass band = 0 to $f_S/8$)	10	001	010	0	1	0
	Built-in first bandpass even tap filter(pass band = $f_S/8$ to $f_S/4$)	10	001	011	0	1	0
Decimate by 4	Built-in second bandpass even tap filter(pass band = $f_S/4$ to 3 $f_S/8)$	10	001	100	0	1	0
	Built-in highpass odd tap filter (pass band = 3 $f_S/8$ to $f_S/2$)	10	001	101	1	1	0
Decimate by 2	Custom filter (user-programmable coefficients)	01	000	000	0 and 1	1	1
Decimate by 4	Custom filter (user-programmable coefficients)	10	001	000	0 and 1	1	1
Decimate by 8	Custom filter (user-programmable coefficients)	11	100	000	0 and 1	1	1
Bypass decimation	Custom filter (user-programmable coefficients)	00	011	000	0 and 1	1	1
Note: EN_CUSTOM_	FILT is the D15 of register 5A (Hex) to B9 (Hex).						

表 17. Digital Filters

The choice of the odd or even tap setting, filter coefficient set, and the filter rate uniquely determines the filter to be used. In addition to the preset filter coefficients, the coefficients for each of the eight filter channels can be programmed by the user. Each of the eight channels has 12 programmable coefficients, each 12-bit long. The 96 registers with addresses from 5A (Hex) to B9 (Hex) are used to program these eight sets of 12 programmable coefficients. Registers 5A to 65 are used to program the first filter, with the first coefficient occupying the bits D11..D0 of register 5A, the second coefficient occupying the bits D11..D0 of register 5B, and so on. Similarly registers 66 (Hex) to 71 (Hex) are used to program the second filter, and so on.

When programming the filter coefficients, the D15 bit, EN_CUSTOM_FILT, of each of the 12 registers corresponding to that filter should be set to '1'. If the D15 bit of these 12 registers is set to '0', then the preset coefficient (as programmed by FILTERn_COEFF_SET<2:0>) is used even if the bits D11..D0 get programmed. By setting or not setting the D15 bits of individual filter channels to '1', some filters can be made to operate with preset coefficient sets, and some others can be made to simultaneously operate with programmed coefficient sets.

表 18. Highpass Filter

						r				-							
ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
2E			Х	Х	Х	Х											HPF_corner_CH1
2E		Х															HPF_EN_CH1
2F			Х	Х	Х	Х											HPF_corner_CH2
2F		Х															HPF_EN_CH2
30			Х	Х	Х	Х											HPF_corner_CH3
30		Х															HPF_EN_CH3
31			Х	Х	Х	Х											HPF_corner_CH4
31		Х															HPF_EN_CH4
32			Х	Х	Х	Х											HPF_corner_CH5
32		Х															HPF_EN_CH5
33			Х	Х	Х	Х											HPF_corner_CH6
33		Х															HPF_EN_CH6
34			Х	Х	Х	Х											HPF_corner_CH7
34		Х															HPF_EN_CH7
35			Х	Х	Х	Х											HPF_corner_CH8
35		Х															HPF_EN_CH8

9.6.1.10 Highpass Filter

This group of registers controls the characteristics of a digital highpass transfer function applied to the output data, using ± 4 :

$$y(n) = \frac{2^{k}}{2^{k}+1}[x(n)-x(n-1)+y(n-1)]$$

where

TEXAS INSTRUMENTS

www.tij.co.jp

(4)

• k is set as described by the HPF_corner registers (one for each channel).

The HPF_EN bit in each register must be set to enable the HPF feature for each channel.

9.6.1.11 Bit-Clock Programmability

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
42										Х	Х						PHASE_DDR<1:0>
46	1											Х					EN_SDR
46	1		Х														FALL_SDR

表 19. Bit-Clock Programmability

The output interface of the ADS5294 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. This default phase is shown in ⊠ 57.



図 57. Default Phase of LCLK

The phase of LCLK is programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. The LCLK phase modes are shown in \boxtimes 58.



図 58. Phase Programmability Modes for LCLK



In addition to programming the phase of the LCLK in the DDR mode, the device also operates in SDR mode by setting bit EN_SDR to 1. In SDR mode, the bit clock (LCLK) is output at 14-times the input clock, or twice the rate as in DDR mode. Depending on the state of FALL_SDR, the LCLK may be output in either of the two manners shown in 🛛 59. As can be seen in 🖾 59, only the LCLK rising (or falling edge) is used to capture the output data in SDR mode. The SDR mode does not work well beyond 40 MSPS because the LCLK frequency will become very high.



図 59. SDR Interface Modes

9.6.1.12 Output Data Rate Control

表 20. Output Data Rate Control

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
38															DATA_RATE<1>	DATA_RATE<0>

In the default mode of operation, the data rate at the output of the ADS5294 is at the sampling rate of the ADC which is true even when the custom pattern generator is enabled. In addition, both output data rate and sampling rate can be configured to a sub-multiple of the input clock rate.

With the DATA_RATE<1:0> control, the output data rate is programmed to be a sub-multiple of the ADC sampling rate. This feature is used to lower the output data rate, for example, when the decimation filter is used. Without enabling the decimation filter, the sub-multiple ADC sampling rate feature is used.

The different settings are listed in 表 21.

表	21.	Output	Data	Rates
---	-----	--------	------	-------

DATA_RATE<1>	DATA_RATE<0>	OUTPUT DATA RATE
0	0	Same as ADC sampling rate
0	1	1 / 2 of ADC sampling rate
1	0	1 / 4 of ADC sampling rate

ISTRUMENTS

FXAS

表 21. Output Data Rates (continued)

DATA_RATE<1>	DATA_RATE<0>	OUTPUT DATA RATE				
1	1	1 / 8 of ADC sampling rate				

9.6.1.13 Synchronization Pulse

表	22.	Synchronization	Pulse
---	-----	-----------------	-------

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
25	TP_HARD_SYNC															
02			EN_SYNC													

The SYNC pin synchronizes the data output from channels within the same chip or from channels across chips when decimation filters are used with reduced output data rate.

When the decimation filters are used (for example, the decimate-by-two filter is enabled), then, effectively, the device outputs one digital code for every two analog input samples. If the SYNC function is not enabled, then the filters are not synchronized (even within a chip) which means that one channel is sending out codes corresponding to input samples N, N + 1 and so on, while another may be sending out code corresponding to N + 1, N + 2, and so on.

To achieve synchronization, the SYNC pulse must arrive at all the ADS529x chips at the same time instant (as shown in the timing diagram of $\boxed{20}$ 60

The ADS5294 generates an internal synchronization signal which is used to reset the internal clock dividers used by the decimation filter.

Using the SYNC signal in this way ensures that all channels will output digital codes corresponding to the same set of input samples.

SYNC Timings:

Synchronizing the filters using the SYNC pin is enabled by default. No register bits are required to be written. Even EN_SYNC bit is not required. It is important for register bit TP_HARD_SYNC to be 0 for this mode to work. As shown by 🛛 60, the SYNC rising edge can be positioned anywhere within the window. The width of the SYNC must be at least one clock cycle.



図 60. Synchronization Pulse Timing

Note that the SYNC DOES NOT synchronize the sampling instants of the ADC across chips. All channels within a single chip sample their analog inputs simultaneously. The input clock needs to be routed to both chips with identical length to ensure that channels across two chips will sample their analog inputs simultaneously. Taking this step ensures that the input clocks arrive at both of the chips at the same time. This should be handled in the board design and routing. The SYNC pin cannot be used to synchronize the sampling instants.



In addition to the above, the SYNC also synchronizes the RAMP test patterns across channels. In order to synchronize the test patterns, TP_HARD_SYNC must be set as '1'. Setting TP_HARD_SYNC = 1 actually disables the sync of the filters.

9.6.1.14 External Reference Mode of Operation

The ADS5294 supports an external reference mode of operation in one of two ways:

- a. By forcing the reference voltages on the REFT and REFB pins.
- b. By applying the reference voltage on VCM pin.

This mode can be used to operate multiple ADS5294 chips with the same (externally applied) reference voltage.

Using the REF pins:

For normal operation, the device requires two reference voltages: REFT and REFB. By default, the device generates these two voltages internally. To enable the external reference mode, set the register bits as shown in $\frac{1}{5}$ 23 which powers down the internal reference amplifier and the two reference voltages are forced directly on the REFT and REFB pins as VREFT = 1.45 V ± 50 mV and VREFB = 0.45 V ±50 mV.

Note that the relation between the ADC full-scale input voltage and the applied reference voltages is

Full-scale input voltage = $2 \times (VREFT - VREFB)$

Using the VCM pin:

In this mode, an external reference voltage VREFIN can be applied to the VCM pin such that

```
Full-scale input voltage = 2 \times \text{VREFIN x} (2 / 3)
```

To enable this mode, set the register bits as shown in $\frac{1}{5}$ 23 which changes the function of the VCM pin to an external reference input pin. The voltage applied on VCM must be 1.5 V ±50 mV.

表 23. External Reference Function

Function	EN_HIGH_ADDRS(0x1[4])	EN_EXT_REF (0xF0[15])	EXT_REF_VCM (0x42[15,3])
External reference using REFT and REFB pins	1	1	00
External reference using VCM pin	1	1	11

9.6.1.15 Data Output Format Modes

表 24. Data Output Format Modes

ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
46	1													Х			BTC_MODE
46	1												Х				MSB_FIRST

(5)

(6)

By default, the ADC output is in straight-offset binary mode. Programming the BTC_MODE bit to '1' inverts the MSB, and the output becomes Binary 2s-complement mode. Also by default, the first bit of the frame (following the rising edge of CLKP) is the LSB of the ADC output. Programming the MSB_FIRST mode inverts the bit order in the word, and the MSB is output as the first bit following CLKP rising edge.

9.6.1.16 Programmable Mapping Between Input Channels and Output Pins

	1	1								-				1			
ADDR. (HEX)	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	NAME
50	1												Х	Х	Х	Х	MAP_CH1234_TO_OUT1A
	1								Х	Х	Х	Х					MAP_CH1234_TO_OUT1B
	1				Х	Х	Х	Х									MAP_CH1234_TO_OUT2A
51	1												Х	Х	Х	Х	MAP_CH1234_TO_OUT2B
	1								Х	Х	Х	Х					MAP_CH1234_TO_OUT3A
	1				Х	Х	Х	Х									MAP_CH1234_TO_OUT3B
52	1								Х					Х	Х	Х	MAP_CH1234_TO_OUT4A
	1								Х	Х	Х	Х					MAP_CH1234_TO_OUT4B
53	1												Х	Х	Х	Х	MAP_CH5678_TO_OUT5B
	1								Х	Х	Х	Х					MAP_CH5678_TO_OUT5A
	1				Х	Х	Х	Х									MAP_CH5678_TO_OUT6B
54	1												Х	Х	Х	Х	MAP_CH5678_TO_OUT6A
	1								Х	Х	Х	Х					MAP_CH5678_TO_OUT7B
	1				Х	Х	Х	Х									MAP_CH5678_TO_OUT7A
55	1												Х	Х	Х	Х	MAP_CH5678_TO_OUT8B
	1								Х	Х	Х	Х					MAP_CH5678_TO_OUT8A

表 25. Mapping Between Input Channels and Output Pins

The ADS5294 has 16 pairs of LVDS channel outputs. The mapping of ADC channels to LVDS output channels is programmable to allow for flexibility in board layout. The 16 LVDS channel outputs are split into two groups of eight LVDS pairs. Within each group four ADC input channels are multiplexed into the eight LVDS pairs depending on the modes of operation whether it is in 1-wire mode or 2-wire mode.

Input channels 1 to 4 map to any of the LVDS outputs OUT1A or OUT1B to OUT4A or OUT4B (using the MAP_CH1234_TO_OUTnA or OUTnB). Similarly, input channels 5 to 8 can be mapped to any of the LVDS outputs OUT5A or OUT5B to OUT8A or OUT8B (using the MAP_CH5678_TO_OUTnA or OUTnB). The block diagram of the mapping is listed in 🛛 61.





(b) 2-wire mode

図 61. Input and Output Channel Mapping

STRUMENTS

EXAS

Registers 0x50 to 0x55 control the multiplexing options as shown in $\frac{1}{8}$ 26 and $\frac{1}{8}$ 27.

MAP_CH1234_to_OUTn<3:0>	MAPPING	USED IN 1-WIRE MODE?	USED IN 2-WIRE MODE?
0000	ADC input channel IN1 to OUTn	Y	Y, for LSB byte
0001	ADC input channel IN1 to OUTn (2- wire only)	Ν	Y, for MSB byte
0010	ADC input channel IN2 to OUTn	Y	Y, for LSB byte
0011	ADC input channel IN2 to OUTn (2- wire only)	Ν	Y, for MSB byte
0100	ADC input channel IN3 to OUTn	Y	Y, for LSB byte
0101	ADC input channel IN3 to OUTn (2- wire only)	Ν	Y, for MSB byte
0110	ADC input channel IN4 to OUTn	Y	Y, for LSB byte
0111	ADC input channel IN4 to OUTn (2- wire only)	Ν	Y, for MSB byte
1xxx	LVDS output buffer OUTn is powered down		

表 26. Multiplexing Options

表 27. Multiplexing Options

MAP_CH5678_to_OUTn<3:0>	MAPPING	USED IN 1-WIRE MODE?	USED IN 2-WIRE MODE?
0000	ADC input channel IN8 to OUTn	Y	Y, for LSB byte
0001	ADC input channel IN8 to OUTn (2- wire only)	Ν	Y, for MSB byte
0010	ADC input channel IN7 to OUTn	Y	Y, for LSB byte
0011	ADC input channel IN7 to OUTn (2- wire only)	Ν	Y, for MSB byte
0100	ADC input channel IN6 to OUTn	Y	Y, for LSB byte
0101	ADC input channel IN6 to OUTn (2- wire only)	Ν	Y, for MSB byte
0110	ADC input channel IN5 to OUTn	Y	Y, for LSB byte
0111	ADC input channel IN5 to OUTn (2- wire only)	Ν	Y, for MSB byte
1xxx	LVDS output buffer OUTn is powered down		



The default mapping for 1-wire and 2-wire modes is shown in 表 28 and 表 29.

ANALOG INPUT CHANNEL	LVDS OUTPUT
Channel IN1	OUT1A
Channel IN2	OUT2A
Channel IN3	OUT3A
Channel IN4	OUT4A
Channel IN5	OUT5A
Channel IN6	OUT6A
Channel IN7	OUT7A
Channel IN8	OUT8A

表 28. Mapping for 1-Wire Mode⁽¹⁾

(1) 3In the single wire mode with default register settings, ADC data is available only on OUTnA.

11 5	
ANALOG INPUT CHANNEL	LVDS OUTPUT
Channel IN1	OUT1A, OUT1B
Channel IN2	OUT2A, OUT2B
Channel IN3	OUT3A, OUT3B
Channel IN4	OUT4A, OUT4B
Channel IN5	OUT5A, OUT5B
Channel IN6	OUT6A, OUT6B
Channel IN7	OUT7A, OUT7B
Channel IN8	OUT8A, OUT8B

表 29. Mapping for 2-Wire Mode⁽¹⁾

(1) In the 2-wire mode, the ADC data is available on both OUTnA and OUTnB.



10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The design procedures are discussed in the following sections. $\frac{\mathcal{F}}{\mathcal{I}}$ shows related devices suitable for high-speed, multi-channel data acquisition. 図 62 lists a typical application circuit diagram.



10.2 Typical Application



図 62. Application Circuit



Typical Application (continued)

10.2.1 Design Requirements

The ADS5294 is a high-speed, multi-channel ADC suitable for medical imaging, communication systems, multichannel data acquisition, and so on. In all applications, the signal dynamic range, center frequency, and bandwidth are the key requirements for the ADC selection.

The ADS5294 has a noise level of approximately 20 nV/ \sqrt{Hz} referred to its input, assuming of a sampling rate of 80 MHz, a 2-Vpp input, and 75.5-dBFS SNR. Suitable ADS5294 driver circuit shall be designed to achieve better than 20 nV/ \sqrt{Hz} output referred noise.

10.2.2 Detailed Design Procedure

Use the following steps to design a typical data acquistion system:

- 1. Use the signal center frequency and signal bandwidth to select an appropriate ADC sampling frequency.
- 2. Use the transducer or sensor noise level and maximum input signal amplitude to select appropriate predriver amplifiers.
- 3. Select appropriate low jitter clock for the ADC.
- 4. Determine whether to use the on-chip digital filters or decimation filters based on required SNR and pass band shaping.

10.2.2.1 Large and Small Signal Input Bandwidth

The small signal bandwidth of the analog input circuit is high, around 550 MHz. When using an amplifier to drive the ADS5294, consider the total noise of the amplifier up to the small signal bandwidth. The large signal bandwidth of the device depends on the amplitude of the input signal. The ADS5294 supports 2 V_{PP} amplitude for input signal frequency up to 80 MHz. For higher frequencies (80 MHz), the amplitude of the input signal must be decreased proportionally. For example, at 160 MHz, the device supports a maximum of 1 V_{PP} signal.

10.2.2.2 Drive Circuit

For optimum performance, the analog inputs must be driven differentially which improves the common-mode noise immunity and even order harmonic rejection. A $5-\Omega$ to $15-\Omega$ resistor in series with each input pin is recommended to damp-out ringing caused by package parasitic.

The drive circuit shows an R-C filter across the analog input pins. The purpose of the filter is to absorb the glitches caused by the opening and closing of the sampling capacitors.

The output of the driver circuit referred noise shall be considered in order to maximize SNR of the ADS5294.



図 63. Analog Input Drive Circuit

10.2.2.3 Clock Selection

To ensure that the aperture delay and jitter are the same for all channels, the ADS5294 uses a clock tree network to generate individual sampling clocks for each channel. The clock, for all the channels, are matched from the source point to the sampling circuit of each of the eight internal ADCs. The variation on this delay is described in the aperture delay parameter of the output interface timing. Its variation is given by the aperture jitter number of the same table.



Typical Application (continued)

The ADS5294 clock input can be driven by either a differential clocks (sine wave, LVPECL, or LVDS) or a singled clock(LVCMOS). In the single-ended case, TI recommends that the use of low jitter square signals (LVCMOS levels, 1.8-V amplitude). See TI document SLYT075 for further details on the theory.

The jitter cleaner CDCM7005 SCAS793, CDCE72010 SLAS490, LMK04803 SNAS489 is suitable to generate the ADC clock of the ADS5294 and ensure the performance for the14-bit ADC with >75-dBFS SNR. Please note that the location of LVDS Rterm depends on the LVDS clock driver. Some clock devices require the Rterm at the left side of AC coupling capacitors.



☑ 64. Single-Ended Clock Drive Circuit



DIFFERENTIAL CLOCK CONNECTIONS

図 65. Differential Clock Drive Circuit



Typical Application (continued)

10.2.3 Application Curves

The ADS5294 is a low-power 80-MSPS 8-Channel ADC. The digital processing block of the ADS5294 integrates several commonly used digital features for improving system performance. The device includes a digital filter module that has built-in decimation filters (with lowpass, highpass and bandpass characteristics). The decimation rate is programmable (by 2, by 4, or by 8). This rate is useful for narrow-band applications, where the filters are used to conveniently improve SNR and knock-off harmonics, while at the same time reducing the output data rate. The device also includes an averaging mode where two channels (or even four channels) are averaged to improve SNR. The below application curves show that about 2 dB SNR improvement can be achieved by either enabling 2X decimation or 2-CH averaging features.





11 Power Supply Recommendations

The device requires three supplies in order to operate properly. These supplies are AVDD and LVDD. All supplies must be driven with low-noise sources to be able to achieve the best performance from the device. When determining the drive current needed to drive each of the supplies of the device, a margin of 50-100% over the typical current might be needed to account for the current consumption across different modes of operation. Please also refer to *Reset Timing* after power up.

12 Layout

12.1 Layout Guidelines

A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of the board are cleanly partitioned. See the *ADS5294VM Evaluation Module* (SLAU355) for placement of components, routing, and grounding.

Because the ADS5294 already includes internal decoupling, minimal external decoupling can be used without loss in performance. For example, the ADS5294EVM uses a single 0.1-µF decoupling capacitor for each supply, placed close to the device supply pins.

The exposed pad at the bottom of the package is the main path for heat dissipation. Solder the pad to a ground plane on the PCB for best thermal performance. The pad must be connected to the ground plane through the optimum number of vias.

See TI's thermal Web site at www.ti.com/thermal for additional information.

JAJSFA9E - NOVEMBER 2011 - REVISED APRIL 2018



www.tij.co.jp

12.2 Layout Example



図 69. Layout Recommendations

13 デバイスおよびドキュメントのサポート

- 13.1 デバイス・サポート
- 13.1.1 デバイスの項目表記

13.1.1.1 仕様の定義

アナログ帯域幅基本波の出力が、低周波での値と比較して3dB低下する、アナログ入力周波数。

- アパーチャ遅延入力サンプリング・クロックの立ち上がりエッジから、実際にサンプリングが行われるまでの遅延時間。この 遅延時間はチャネルごとに異なります。最大の偏差はアパーチャ遅延偏差(チャネル間)として規定されてい ます。
- アパーチャ不確定性(ジッタ)アパーチャ遅延のサンプル間偏差。
- クロックのパルス幅およびデューティ・サイクル クロック信号のデューティ・サイクルは、クロック信号の周期に対する、信号 がHIGHに維持される時間の割合(クロックのパルス幅)です。デューティ・サイクルは一般にパーセンテージ で表されます。完全な差動正弦波クロックは、デューティ・サイクルが50%です。
- 最大変換速度 指定された動作が行われる最大サンプリング速度。特に記述のない限り、すべてのパラメータ測定はこのサンプリング・レートで行われます。
- 最小変換速度 ADC が機能する最小サンプリング速度。
- 微分非直線性(DNL) 理想的なADCでは、厳密に1LSBずつ離れたアナログ入力値でコード遷移が起こります。DNLは、 任意の1ステップにおけるこの理想的な値からの偏差であり、LSB単位で測定されます。
- 積分非直線性(INL) INLは、ADCの伝達関数が、その伝達関数について最小二乗曲線一致により判定される最適値から どれだけの偏差があるかを示し、LSBを単位として測定されます。
- ゲイン誤差 ゲイン誤差は、ADCの実際の入力フルスケール範囲の、理想値からの偏差です。ゲイン誤差は、理想的な 入力フルスケール範囲に対するパーセンテージで表されます。ゲイン誤差には、基準の不正確性による誤 差と、チャネルによる誤差の2つの成分があります。これらの誤差は、E_{GREF}およびE_{GCHAN}として別々に規定 されます。 1次近似について、合計ゲイン誤差はE_{TOTAL} ~ E_{GREF} + E_{GCHAN}です。

たとえば、E_{TOTAL} = ±0.5%なら、フルスゲール入力は(1 – 0.5 / 100)×FS_{ideal}から(1 + 0.5 / 100)×FS_{ideal} まで偏差があります。

- オフセット誤差 オフセット誤差は、ADCの実際の平均アイドル・チャネル出力コードと、理想的な平均アイドル・チャネル出力コードとの差で、LSBを単位として表されます。多くの場合、この量はmVにマッピングされます。
- 温度ドリフト 温度ドリフト係数(ゲイン誤差およびオフセット誤差について)は、T_{MIN}からT_{MAX}までの温度について、摂氏1 度ごとにパラメータがどれだけ変化するかを示します。温度ドリフトは、T_{MIN}からT_{MAX}までの範囲にわたるパラ メータの最大偏差を、T_{MAX} - T_{MIN}の値で除算して計算されます。
- 信号対雑音比 SNRは基本波の出力(P_s)とノイズ・フロア出力(P_N)との比で、DCおよび最初の9次の高調波の出力は除外 されます。

SNR = 10Log¹⁰
$$\frac{P_S}{P_N}$$

(7)

SNRは、基本波の絶対出力を基準とする場合にはdBc (キャリアに対するdB)、基本波の電力をコンバータのフルスケール範囲に外挿する場合にはdBFS (フルスケールに対するdB)で表されます。

信号対雑音比+歪み(SINAD) SINADは、基本波(P_S)の出力と、ノイズ(P_N)および歪み(P_D)を含む、他のすべてのスペクト ル成分出力との比です。ただしDCは除外されます。

$$SINAD = 10Log^{10} \frac{P_S}{P_N + P_D}$$

(8)

SINADは、基本波の絶対出力を基準とする場合にはdBc (キャリアに対するdB)、基本波の電力をコンバータのフルスケール範囲に外挿する場合にはdBFS (フルスケールに対するdB)で表されます。

有効分解能(ENOB) ENOBは、量子化ノイズに基づく理論的な限界と比較した、コンバータの性能の測定値です。



$$\mathsf{ENOB} = \frac{\mathsf{SINAD} - 1.76}{6.02}$$

全高調波歪み(THD) THDは、基本波の出力(Ps)と、最初の9次の高調波の出力(Pp)との比です。

THD = 10Log¹⁰
$$\frac{P_s}{P_N}$$

THDは一般にdBc (キャリアに対するdB)単位で表されます。

- スプリアスフリー・ダイナミック・レンジ(SFDR) 基本波の出力と、次に大きなスペクトル成分(スパーまたは高調波)との比率。 SFDRは一般にdBc (キャリアに対するdB)単位で表されます。
- ツー・トーン相互変調歪み IMD3は、(周波数f1およびf2における)基本波の出力と、周波数2f1 f2または2f2 f1における 最悪のスペクトル成分の出力との比です。IMD3は、基本波の絶対出力を基準とする場合にはdBc(キャリア に対するdB)、基本波の電力をコンバータのフルスケール範囲に外挿する場合にはdBFS(フルスケールに 対するdB)で表されます。
- DC電源除去率(DC PSRR)DC PSSRは、アナログ電源電圧の変化に対する、オフセット誤差の変化の比率です。DC PSRRは一般にmV/V単位で表されます。
- AC電源除去率(AC PSRR)AC PSRRは、ADCによる電源電圧の変動の除去の指標です。ΔV_{SUP}を電源電圧の変化、 ΔV_{OUT}を結果として発生するADC出力コードの変化(入力を基準)とすると、AC PSRRは次の式で表されま す。

PSRR = 20Log¹⁰ $\frac{\Delta V_{OUT}}{\Delta V_{SUP}}$ (Expressed in dBc)

- 電圧過負荷回復 アナログ入力の過負荷から、誤差1%以内に回復するために必要なクロック・サイクル数。電圧過負荷回 復は、6dBの正および負の過負荷で正弦波信号を印加して、別々にテストされます。過負荷後の最初の数 サンプルにおける(期待値からの)偏差に注目します。
- 同相除去比(CMRR) CMRRは、ADCによるアナログ入力同相電圧の変動の除去の指標です。ΔV_{CM_IN}を入力ピンの同相 電圧の変化、ΔV_{OUT}を結果として発生するADC出力コードの変化(入力を基準)とすると、CMRRは次の式で 表されます。
 - $CMRR = 20Log^{10} \ \frac{\Delta V_{OUT}}{\Delta V_{CM}} \ \text{(Expressed in dBc)}$

(12)

クロストーク(マルチチャネルADCのみ) クロストークは、隣接したチャネルから目的のチャネルへと発生する内部的な信号 の結合です。クロストークは、直接隣接するチャネル(近傍チャネル)からの結合と、パッケージの反対側にあ るチャネル(遠隔チャネル)からの結合について、別々に規定されています。クロストークは通常、隣接チャネ ルにフルスケール信号を印加して測定されます。クロストークは、隣接チャネル入力に印加された信号電力 に対する、(目的のチャネルの出力で測定された)結合信号の電力の比です。クロストークは一般にdBc単位 で表されます。

Texas Instruments

(9)

(10)

(11)


www.tij.co.jp

13.2 ドキュメントのサポート

13.2.1 関連資料

関連資料については、以下を参照してください。

- 『高速データ・コンバータのクロック供給』、SLYT075
- 『CDCM7005 3.3V、高性能クロック・シンクロナイザ/ジッタ・クリーナ』、SCAS793
- 『CDCE72010 16ビット、2MSPS、LVDSシリアル・インターフェイス、SAR ADC』、SLAS490
- 『LMK04800ファミリ 低ノイズのクロック・ジッタ・クリーナ、デュアル・ループPLL内蔵』、SNAS489
- 『ADS5294VM評価モジュール』、SLAU355

13.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

13.4 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.5 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
ADS5294IPFP	ACTIVE	HTQFP	PFP	80	96	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS5294	Samples
ADS5294IPFPR	ACTIVE	HTQFP	PFP	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS5294	Samples
ADS5294IPFPT	ACTIVE	HTQFP	PFP	80	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	ADS5294	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS5294IPFPR	HTQFP	PFP	80	1000	330.0	24.4	15.0	15.0	1.5	20.0	24.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ADS5294IPFPR	HTQFP	PFP	80	1000	350.0	350.0	43.0	

Texas Instruments

www.ti.com

TRAY



5-Oct-2022



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
ADS5294IPFP	PFP	HTQFP	80	96	6 x 16	150	315	135.9	7620	18.7	17.25	18.3

PFP (S-PQFP-G80)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



THERMAL PAD MECHANICAL DATA

PFP (S-PQFP-G80)

PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

PowerPAD is a trademark of Texas Instruments.

All linear dimensions are in millimeters. Β. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022. Texas Instruments Incorporated