

🕳 Order

Now





Reference

Design

## ADS1018

参考資料

JAJSHX4D-NOVEMBER 2012-REVISED SEPTEMBER 2019

Support &

Community

20

# ADS1018 超小型、低消費電力 12 ビット A/D コンバータ、 SPI™ 互換インターフェイス、内部基準電圧、温度センサ付き

Technical

Documents

# 1 特長

- 超小型 X2QFN パッケージ 2mm × 1.5mm × 0.4mm
- 12 ビットのノイズ・フリー分解能
- 広い電源電圧範囲:2V~5.5V
- 低消費電流
  - 連続モード:わずか 150µA
  - シングル・ショット・モード:自動パワー・ダウン
- データ・レートを設定可能:128SPS~3300SPS
- 収束時間は1サイクル
- 低ドリフト基準電圧を内蔵
- 内蔵温度センサ:
   誤差 2℃ (最大値)
- 内蔵発振器
- 内蔵 PGA
- 4 つのシングル・エンドまたは 2 つの差動入力
- 規定温度範囲:-40℃~+125℃

# 2 アプリケーション

温度測定

Æ

- 熱電対測定
- 冷接点補償
- サーミスタ測定
- ポータブル機器
- ファクトリ・オートメーションとプロセス制御

3 概要

Tools &

Software

ADS1018 は、最も一般的なセンサ信号を測定するため に必要なすべての機能を超小型リードレス X2QFN-10 パッケージまたは VSSOP-10 パッケージに統合した、高 精度、低消費電力、ノイズフリーの 12 ビット・アナログ/デ ジタル・コンバータ (ADC) です。ADS1018 はプログラマ ブル・ゲイン・アンプ (PGA)、基準電圧、発振器、高精度 温度センサを内蔵しています。これらの機能を備え 2V~5.5V の幅広い電源電圧範囲に対応する ADS1018 は、電力とスペースの制約が厳しいセンサ測定アプリケー ションに理想的です。

ADS1018 は、最大 3300 サンプル/秒 (SPS) のデータ・ レートで変換を実行できます。 PGA は

+256mV~+6.144Vの入力範囲に対応しているため、大きな信号でも小さな信号でも高分解能で測定できます。入 カマルチプレクサ (MUX)により、2 つの差動または 4 つ のシングル・エンド入力を測定できます。高精度温度セン サは、システム・レベルの温度監視または熱電対の冷接点 補償に使用できます。。

製品情報(1)

	30400 117 114	
型番	パッケージ	本体サイズ(公称)
ADC1010	X2QFN (10)	1.50mm×2.00mm
ADSTUT	VSSOP (10)	3.00mm×3.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にあるパッケージ・オプションについての付録を参照してください。





英語版のTI製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、www.ti.comで閲覧でき、その内 容が常に優先されます。TIでは翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照くださいますようお願いいたします。 English Data Sheet: SBAS526

# 目次

1	特長	
2	アプ	リケーション1
3	概要	· 1
4	改訂	'履歴2
5	概要	〔(続き)
6	Dev	ice Comparison Table5
7	Pin	Configuration and Functions 5
8	Spe	cifications6
	8.1	Absolute Maximum Ratings 6
	8.2	ESD Ratings6
	8.3	Recommended Operating Conditions 6
	8.4	Thermal Information 6
	8.5	Electrical Characteristics7
	8.6	Timing Requirements: Serial Interface9
	8.7	Switching Characteristics: Serial Interface9
	8.8	Typical Characteristics 10
9	Deta	ailed Description 11
	9.1	Overview 11
	9.2	Functional Block Diagram 11
	9.3	Feature Description 12

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Revision C (November 2015) から Revision D に変更

•	Changed maximum VDD voltage from 5.5 V to 7 V in the Absolute Maximum Ratings table	6
•	Changed bit description of Config Register bit 0	21

# Revision B (October 2013) から Revision C に変更

•	「ESD 定格」表、「機能説明」セクション、「ノイズ特性」セクション、「デバイスの機能モード」セクション、「アプリケーションと実 生」セクション 「雪源に関する推撥事項」セクション、「レイアウト」セクション、「デバイスお上びドキュメントのサポート」セクショ
	ン、「メカニカル、パッケージ、および注文情報」セクション追加
•	タイトル、「概要」セクション、「特長」セクション、および先頭ページのブロック図を変更1
•	Changed title from Product Family to Device Comparison Table and deleted Package Designator column
•	Updated descriptions and changed name of I/O column in Pin Configurations and Functions table
•	Changed digital input voltage range and added minimum specification for T <sub>J</sub> in <i>Absolute Maximum Ratings</i> table
•	Added Differential input impedance specification in Electrical Characteristics
•	Changed Condition statement in Timing Requirements: Serial Interface
•	Moved $t_{CSDOD}$ , $t_{DOPD}$ , and $t_{CSDOZ}$ parameters from <i>Timing Requirements</i> to <i>Switching Characteristics</i>
•	Moved t <sub>CSDOD</sub> and t <sub>CSDOZ</sub> values from MIN column to MAX column
•	Deleted Figure 7, Noise Plot
•	Updated Overview section and deleted "Gain = 2/3, 1, 2, 4, 8, or 16" from Functional Block Diagram 11
•	Updated Analog Inputs section
•	Updated Full-Scale Range (FSR) and LSB Size section
•	Updated Reset and Power Up section
•	Updated 32-Bit Data Transmission Cycle section
•	Updated Register Maps section
•	Updated Application Information section



www.tij.co.jp

Page

Page

	9.5 Programming	17
	9.6 Register Maps	20
10	Application and Implementation	22
	10.1 Application Information	22
	10.2 Typical Application	27
11	Power Supply Recommendations	30
	11.1 Power-Supply Sequencing	30
	11.2 Power-Supply Decoupling	30
12	Layout	31
	12.1 Layout Guidelines	31
	12.2 Layout Example	32
13	デバイスおよびドキュメントのサポート	33
	13.1 ドキュメントのサポート	33
	13.2 ドキュメントの更新通知を受け取る方法	33

9.4 Device Functional Modes..... 16



#### www.tij.co.jp

#### Revision A (December 2012) から Revision B に変更

# Page

Page

# 2012年11月発行のものから更新

		•
•	ページ1のグラフィックを更新1	



# ADS1018

JAJSHX4D-NOVEMBER 2012-REVISED SEPTEMBER 2019

www.ti.com

# 5 概要(続き)

ADS1018 は連続変換モードとシングル・ショット・モード (変換後、自動的にパワー・ダウン状態に移行する) のどちらでで も動作します。シングル・ショット・モードを使用すると、アイドル期間中の消費電流を大幅に低減できます。 データは、シリア ル・ペリフェラル・インターフェイス (SPI<sup>TM</sup>) で転送されます。



# 6 Device Comparison Table

DEVICE	RESOLUTION (Bits)	MAXIMUM SAMPLE RATE (SPS)	INPUT CHANNELS Differential (Single-Ended)	PGA	INTERFACE	SPECIAL FEATURES
ADS1118	16	860	2 (4)	Yes	SPI	Temperature sensor
ADS1018	12	3300	2 (4)	Yes	SPI	Temperature sensor
ADS1115	16	860	2 (4)	Yes	l <sup>2</sup> C	Comparator
ADS1114	16	860	1 (1)	Yes	l <sup>2</sup> C	Comparator
ADS1113	16	860	1 (1)	No	l <sup>2</sup> C	None
ADS1015	12	3300	2 (4)	Yes	l <sup>2</sup> C	Comparator
ADS1014	12	3300	1 (1)	Yes	l <sup>2</sup> C	Comparator
ADS1013	12	3300	1 (1)	No	l <sup>2</sup> C	None

# 7 Pin Configuration and Functions







# **Pin Functions**

PIN		TVDE	DESCRIPTION		
NO.	NAME	TIFE	DESCRIPTION		
1	SCLK	Digital input	Serial clock input		
2	CS	Digital input	Chip select; active low. Connect to GND if not used.		
3	GND	Supply	Ground		
4	AIN0	Analog input	Analog input 0. Leave unconnected or tie to VDD if not used.		
5	AIN1	Analog input	Analog input 1. Leave unconnected or tie to VDD if not used.		
6	AIN2	Analog input	Analog input 2. Leave unconnected or tie to VDD if not used.		
7	AIN3	Analog input	Analog input 3. Leave unconnected or tie to VDD if not used.		
8	VDD	Supply	Power supply. Connect a 0.1-µF power-supply decoupling capacitor to GND.		
9	DOUT/DRDY	Digital output	Serial data output combined with data ready; active low		
10	DIN	Digital input	Serial data input		

# 8 Specifications

# 8.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	7	V
Analog input voltage	AIN0, AIN1, AIN2, AIN3	GND – 0.3	VDD + 0.3	V
Digital input voltage	DIN, DOUT/DRDY, SCLK, CS	GND – 0.3	VDD + 0.3	V
Input current, continuous	Any pin except power supply pins	-10	10	mA
Tomperature	Junction, $T_J$	-40	150	ŝ
remperature	Storage, T <sub>stg</sub>	-60	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 8.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
POWER	SUPPLY				
VDD	Power supply	VDD to GND	2	5.5	V
ANALO	g inputs <sup>(1)</sup>				
FSR	Full-scale input voltage <sup>(2)</sup>	$V_{IN} = V_{(AINP)} - V_{(AINN)}$	Se	ee Table 1	
V <sub>(AINx)</sub>	Absolute input voltage		GND	VDD	V
DIGITAL	INPUTS				
	Input voltage		GND	VDD	V
TEMPE	RATURE				
T <sub>A</sub>	Operating ambient temperature	)	-40	125	°C

(1) AINP and AINN denote the selected positive and negative inputs. AINx denotes one of the four available analog inputs.

(2) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 5.5 V (whichever is smaller) must be applied to this device.

# 8.4 Thermal Information

		ADS		
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	RUG (X2QFN)	UNIT
		10 PINS	10 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	186.8	245.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	51.5	69.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	108.4	172	°C/W
ΨJT	Junction-to-top characterization parameter	2.7	8.2	°C/W
Ψјв	Junction-to-board characterization parameter	106.5	170.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 8.5 Electrical Characteristics

Maximum and minimum specifications apply from  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ . Typical specifications are at  $T_A = 25^{\circ}C$ . All specifications are at VDD = 3.3 V and FSR =  $\pm 2.048$  V (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ANAL	OG INPUTS						
		$FSR = \pm 6.144 V^{(1)}$		8			
	Common mode input impodence	$FSR = \pm 4.096 V^{(1)}, FSR = \pm 2.048 V$		6		MO	
	Common-mode input impedance	FSR = ±1.024 V		3		IVIS2	
		FSR = ±0.512 V, FSR = ±0.256 V		100			
		$FSR = \pm 6.144 V^{(1)}$		22			
		FSR = $\pm 4.096 V^{(1)}$ 15				MO	
	Differential input impedance	FSR = ±2.048 V		4.9		IVIS2	
		FSR = ±1.024 V		2.4			
		FSR = ±0.512 V, FSR = ±0.256 V		710		kΩ	
SYSTE	EM PERFORMANCE						
	Resolution (no missing codes)		12			Bits	
DR	Data rate		128, 250, 490, 920	0, 1600, 240	0, 3300	SPS	
	Data rate variation	All data rates	-10%		10%		
INL	Integral nonlinearity	ntegral nonlinearity $DR = 128 \text{ SPS}, \text{FSR} = \pm 2.048 \text{ V}^{(2)}$ 0.5		0.5	LSB		
	Offect error	FSR = ±2.048 V, differential inputs		0	±0.5	5 LSB	
	Oliset endi	$FSR = \pm 2.048 V$ , single-ended inputs		±0.25			
	Offset drift	FSR = ±2.048 V		0.002		LSB/°C	
	Offset channel match	Match between any two inputs		0.25		LSB	
	Gain error <sup>(3)</sup>	$FSR = \pm 2.048 \text{ V}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$		0.05%	0.25%		
		FSR = ±0.256 V		7			
	Gain drift <sup>(3)(4)</sup>	FSR = ±2.048 V		5	40	ppm/°C	
		$FSR = \pm 6.144 V^{(1)}$		5			
	Gain match <sup>(3)</sup>	Match between any two gains		0.02%	0.1%		
	Gain channel match	Match between any two inputs		0.05%	0.1%		
TEMP	ERATURE SENSOR						
	Temperature range		-40		125	°C	
	Temperature resolution			0.125		°C/LSB	
		$T_A = 0^{\circ}C$ to $70^{\circ}C$		0.25	±1	°C	
	Accuracy	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		0.5	±2	U	
		versus supply		0.125	±1	°C/V	

(1) This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 5.5 V (whichever is smaller) must be applied to this device.

(2) Best-fit INL; covers 99% of full-scale.

(3) Includes all errors from onboard PGA and voltage reference.

(4) Maximum value specified by characterization.

TEXAS INSTRUMENTS

www.ti.com

# **Electrical Characteristics (continued)**

Maximum and minimum specifications apply from  $T_A = -40^{\circ}$ C to +125°C. Typical specifications are at  $T_A = 25^{\circ}$ C. All specifications are at VDD = 3.3 V and FSR = ±2.048 V (unless otherwise noted).

•		•				
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGIT	AL INPUTS/OUTPUTS					
VIH	High-level input voltage		0.7 VDD		VDD	V
VIL	Low-level input voltage		GND		0.2 VDD	V
V <sub>OH</sub>	High-level output voltage	ut voltage I <sub>OH</sub> = 1 mA				V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA	GND		0.2 VDD	V
I <sub>H</sub> Input leakage, high		V <sub>IH</sub> = 5.5 V	-10		10	μA
۱L	L Input leakage, low V <sub>IL</sub> = GND		-10		10	μA
POWE	R SUPPLY					
		Power-down, $T_A = 25^{\circ}C$		0.5	2	
	Supply current	Power-down			5	٨
IVDD		Operating, $T_A = 25^{\circ}C$		150	200	μΑ
		Operating			300	
P <sub>D</sub>		VDD = 5 V		0.9		
	Power dissipation	VDD = 3.3 V		0.5		mW
		VDD = 2 V		0.3		



# 8.6 Timing Requirements: Serial Interface

over operating ambient temperature range and VDD = 2 V to 5.5 V (unless otherwise noted)

		MIN MAX	UNIT
t <sub>CSSC</sub>	Delay time, $\overline{CS}$ falling edge to first SCLK rising edge <sup>(1)</sup>	100	ns
t <sub>SCCS</sub>	Delay time, final SCLK falling edge to $\overline{\text{CS}}$ rising edge	100	ns
t <sub>CSH</sub>	Pulse duration, CS high	200	ns
t <sub>SCLK</sub>	SCLK period	250	ns
t <sub>SPWH</sub>	Pulse duration, SCLK high	100	ns
	Pulse duration SCI K $low^{(2)}$	100	ns
ISPWL		28	ms
t <sub>DIST</sub>	Setup time, DIN valid before SCLK falling edge	50	ns
t <sub>DIHD</sub>	Hold time, DIN valid after SCLK falling edge	50	ns
t <sub>DOHD</sub>	Hold time, SCLK rising edge to DOUT invalid	0	ns

 $\overline{\text{CS}}$  can be tied low permanently in case the serial bus is not shared with any other device. Holding SCLK low longer than 28 ms resets the SPI interface. (1)

(2)

# 8.7 Switching Characteristics: Serial Interface

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNIT
t <sub>CSDOD</sub>	Propagation delay time, CS falling edge to DOUT driven	DOUT load = 20 pF    100 k $\Omega$ to GND		100	ns
t <sub>DOPD</sub>	Propagation delay time, SCLK rising edge to valid new DOUT	DOUT load = 20 pF    100 k $\Omega$ to GND	0	50	ns
t <sub>CSDOZ</sub>	Propagation delay time, CS rising edge to DOUT high impedance	DOUT load = 20 pF    100 k $\Omega$ to GND		100	ns



Figure 1. Serial Interface Timing

# 8.8 Typical Characteristics

at  $T_A = 25^{\circ}C$ , VDD = 3.3 V, and FSR = ±2.048 V (unless otherwise noted)



(1) This parameter expresses the full-scale range of the ADC scaling. In no event should more than VDD + 0.3 V be applied to this device.



# ADS1018 JAJSHX4D – NOVEMBER 2012 – REVISED SEPTEMBER 2019

# 9 Detailed Description

# 9.1 Overview

The ADS1018 is a very small, low-power, noise-free, 12-bit, delta-sigma ( $\Delta\Sigma$ ) analog-to-digital converter (ADC). The ADS1018 consists of a  $\Delta\Sigma$  ADC core with adjustable gain, an internal voltage reference, a clock oscillator, and an SPI. This device is also a highly linear and accurate temperature sensor. All of these features are intended to reduce required external circuitry and improve performance. The *Functional Block Diagram* section shows the ADS1018 functional block diagram.

The ADS1018 ADC core measures a differential signal, V<sub>IN</sub>, that is the difference of V<sub>(AINP)</sub> and V<sub>(AINN)</sub>. The converter core consists of a differential, switched-capacitor  $\Delta\Sigma$  modulator followed by a digital filter. This architecture results in a very strong attenuation in any common-mode signals. Input signals are compared to the internal voltage reference. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage.

The ADS1018 has two available conversion modes: single-shot and continuous-conversion. In single-shot mode, the ADC performs one conversion of the input signal upon request and stores the value to an internal conversion register. The device then enters a power-down state. This mode is intended to provide significant power savings in systems that require only periodic conversions or when there are long idle periods between conversions. In continuous-conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. The rate of continuous conversion is equal to the programmed data rate. Data can be read at any time and always reflect the most recently completed conversion.

# 9.2 Functional Block Diagram



# 9.3 Feature Description

# 9.3.1 Multiplexer

The ADS1018 contains an input multiplexer (mux), as shown in Figure 8. Either four single-ended or two differential signals can be measured. Additionally, AIN0, AIN1, and AIN2 can be measured differentially to AIN3. The multiplexer is configured by bits MUX[2:0] in the Config register. When single-ended signals are measured, the negative input of the ADC is internally connected to GND by a switch within the multiplexer.

Device

AIN

 $AIN_N$ 

VDD

Ч GND

VDD

GND

VDD

GND

VDD

AIN1

AIN2

AIN3



Figure 8. Input Multiplexer

When measuring single-ended inputs, the device does not output negative codes. These negative codes indicate negative differential signals; that is,  $(V_{(AINP)} - V_{(AINN)}) < 0$ . Electrostatic discharge (ESD) diodes to VDD and GND protect the ADS1018 inputs. To prevent the ESD diodes from turning on, keep the absolute voltage on any input within the range given in Equation 1:

 $GND - 0.3 V < V_{(AINx)} < VDD + 0.3 V$ 

If the voltages on the input pins can possibly violate these conditions, use external Schottky diodes and series resistors to limit the input current to safe values (see the Absolute Maximum Ratings table).

Also, overdriving one unused input on the ADS1018 may affect conversions currently taking place on other input pins. If overdriving unused inputs is possible, clamp the signal with external Schottky diodes.

(1)



#### ADS1018 JAJSHX4D – NOVEMBER 2012 – REVISED SEPTEMBER 2019

#### www.ti.com

## Feature Description (continued)

## 9.3.2 Analog Inputs

The ADS1018 uses a switched-capacitor input stage where capacitors are continuously charged and then discharged to measure the voltage between AIN<sub>P</sub> and AIN<sub>N</sub>. This frequency at which the input signal is sampled is called the sampling frequency or the modulator frequency ( $f_{(MOD)}$ ). The ADS1018 has a 1-MHz internal oscillator which is further divided by a factor of 4 to generate the modulator frequency at 250 kHz. The capacitors used in this input stage are small, and to external circuitry, the average loading appears resistive. This structure is shown in Figure 9. The resistance is set by the capacitor values and the rate at which they are switched. Figure 10 shows the setting of the switches illustrated in Figure 9. During the sampling phase, switches  $S_1$  are closed. This event charges  $C_{A1}$  to  $V_{(AINP)}$ ,  $C_{A2}$  to  $V_{(AINN)}$ , and  $C_B$  to  $(V_{(AINP)} - V_{(AINN)})$ . During the discharge phase,  $S_1$  is first opened and then  $S_2$  is closed. Both  $C_{A1}$  and  $C_{A2}$  then discharge to approximately 0.7 V and  $C_B$  discharges to 0 V. This charging draws a very small transient current from the source driving the ADS1018 analog inputs. The average value of this current can be used to calculate the effective impedance ( $Z_{eff}$ ), where  $Z_{eff} = V_{IN} / I_{AVERAGE}$ .



Figure 9. Simplified Analog Input Circuit



Figure 10. S<sub>1</sub> and S<sub>2</sub> Switch Timing

Common-mode input impedance is measured by applying a common-mode signal to the shorted  $\text{AIN}_{\text{P}}$  and  $\text{AIN}_{\text{N}}$  inputs and measuring the average current consumed by each pin. The common-mode input impedance changes depending on the full-scale range, but is approximately 6 M $\Omega$  for the default full-scale range. In Figure 9, the common-mode input impedance is  $Z_{\text{CM}}$ .

The differential input impedance is measured by applying a differential signal to  $AIN_P$  and  $AIN_N$  inputs where one input is held at 0.7 V. The current that flows through the pin connected to 0.7 V is the differential current and scales with the full-scale range. In Figure 9, the differential input impedance is  $Z_{DIFF}$ .

Make sure to consider the typical value of the input impedance. Unless the input source has a low impedance, the ADS1018 input impedance may affect the measurement accuracy. For sources with high output impedance, buffering may be necessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider all of these factors in high-accuracy applications.

The clock oscillator frequency drifts slightly with temperature; therefore, the input impedances also drift. For most applications, this input impedance drift is negligible, and can be ignored.

# TEXAS INSTRUMENTS

www.ti.com

# Feature Description (continued)

# 9.3.3 Full-Scale Range (FSR) and LSB Size

A programmable gain amplifier (PGA) is implemented in front of the ADS1018  $\Delta\Sigma$  ADC core. The full-scale range is configured by bits PGA[2:0] in the Config register, and can be set to ±6.144 V, ±4.096 V, ±2.048 V, ±1.024 V, ±0.512 V, or ±0.256 V.

Table 1 shows the FSR together with the corresponding LSB size. Calculate the LSB size from the full-scale voltage by the formula shown in Equation 2. However, make sure that the analog input voltage never exceeds the analog input voltage range limit given in the *Electrical Characteristics*. If VDD greater than 4 V is used, the  $\pm 6.144$ -V full-scale range allows input voltages to extend up to the supply. Note though that in this case, or whenever the supply voltage is less than the full-scale range (for example, VDD = 3.3 V and full-scale range =  $\pm 4.096$  V), a full-scale ADC output code cannot be obtained. This inability means that some dynamic range is lost.

 $LSB = FSR / 2^{12}$ 

(2)

Table 1. Full-Scale Range and	Corresponding	LSB	Size
-------------------------------	---------------	-----	------

FSR	LSB SIZE
±6.144 V <sup>(1)</sup>	3 mV
±4.096 V <sup>(1)</sup>	2 mV
±2.048 V	1 mV
±1.024 V	0.5 mV
±0.512 V	0.25 mV
±0.256 V	0.125 mV

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to this device.

# 9.3.4 Voltage Reference

The ADS1018 has an integrated voltage reference. An external reference cannot be used with this device. Errors associated with the initial voltage reference accuracy and the reference drift with temperature are included in the gain error and gain drift specifications in the *Electrical Characteristics*.

# 9.3.5 Oscillator

The ADS1018 has an integrated oscillator running at 1 MHz. No external clock is required to operate the device. The internal oscillator drifts over temperature and time. The output data rate scales proportionally with the oscillator frequency.



## 9.3.6 Temperature Sensor

The ADS1018 offers an integrated precision temperature sensor. To enable the temperature sensor mode, set bit  $TS\_MODE = 1$  in the Config register. Temperature data are represented as a 12-bit result that is left-justified within the 16-bit conversion result. Data are output starting with the most significant byte (MSB). When reading the two data bytes, the first 12 bits are used to indicate the temperature measurement result. One 12-bit LSB equals 0.125°C. Negative numbers are represented in binary twos complement format, as shown in Table 2.

TEMPERATURE (°C)	MPERATURE (°C) DIGITAL OUTPUT (BINARY)			
128	0 100 0000 0000	400		
127.875	0 011 1111 1111	3FF		
100	0 011 0010 0000	320		
80	0 010 1000 0000	280		
75	0 010 0101 1000	258		
50	0 001 1001 0000	190		
25	0 000 1100 1000	0C8		
0.25	0 000 0000 0010	002		
0	0 000 0000 0000	000		
-0.25	1 111 1111 1110	FFE		
-25	1 111 0011 1000	F38		
-40	1 110 1100 0000	EC0		

Table 2. 12-Bit Temperature Data Format

#### 9.3.6.1 Converting from Temperature to Digital Codes

#### For positive temperatures:

Twos complement is not performed on positive numbers. Therefore, simply convert the number to binary code in a 12-bit, left justified format with the MSB = 0 to denote the positive sign. **Example:**  $50^{\circ}C / (0.125^{\circ}C/count) = 400 = 190h = 0001 1001 0000$ 

#### For negative temperatures:

Generate the twos complement of a negative number by complementing the absolute binary number and adding 1. Then, denote the negative sign with the MSB = 1.

**Example:**  $|-25^{\circ}C| / (0.125/count) = 200 = 0C8h = 0000 1100 1000$ Twos complement format: 1111 0011 01111 + 1 = 1111 0011 1000

#### 9.3.6.2 Converting from Digital Codes to Temperature

To convert from digital codes to temperature, first check whether the MSB is a 0 or a 1. If the MSB is a 0, simply multiply the decimal code by  $0.125^{\circ}$ C to obtain the result. If the MSB = 1, subtract 1 from the result and complement all of the bits. Then, multiply the result by  $-0.125^{\circ}$ C.

**Example:** The device reads back 258h: 258h has an MSB = 0. 258h  $\times$  0.125°C = 600  $\times$  0.125°C = +75°C

**Example:** The device reads back F38h: F38h has an MSB = 1. Subtract 1 and complement the result: F38h  $\rightarrow$  C8h C8h × (-0.125°C) = 200 × (-0.125°C) = -25°C



# 9.4 Device Functional Modes

## 9.4.1 Reset and Power-Up

When the ADS1018 powers up, the device resets. As part of the reset process, the ADS1018 sets all bits in the Config register to the respective default settings. By default, the ADS1018 enters a power-down state at start-up. The device interface and digital blocks are active, but no data conversions are performed. The initial power-down state of the ADS1018 relieves systems with tight power-supply requirements from encountering a surge during power-up.

# 9.4.2 Operating Modes

The ADS1018 operates in one of two modes: continuous-conversion or single-shot. The MODE bit in the Config register selects the respective operating mode.

# 9.4.2.1 Single-Shot Mode and Power-Down

When the MODE bit in the Config register is set to 1, the ADS1018 enters a power-down state, and operates in single-shot mode. This power-down state is the default state for the ADS1018 when power is first applied. Although powered down, the device still responds to commands. The ADS1018 remains in this power-down state until a 1 is written to the single-shot (SS) bit in the Config register. When the SS bit is asserted, the device powers up, resets the SS bit to 0, and starts a single conversion. When conversion data are ready for retrieval, the device powers down again. Writing a 1 to the SS bit while a conversion is ongoing has no effect. To switch to continuous-conversion mode, write a 0 to the MODE bit in the Config register.

# 9.4.2.2 Continuous-Conversion Mode

In continuous-conversion mode (MODE bit set to 0), the ADS1018 continuously performs conversions. When a conversion completes, the ADS1018 places the result in the Conversion register and immediately begins another conversion. To switch to single-shot mode, write a 1 to the MODE bit in the Config register, or reset the device.

## 9.4.3 Duty Cycling for Low Power

The noise performance of a  $\Delta\Sigma$  ADC generally improves when lowering the output data rate because more samples of the internal modulator are averaged to yield one conversion result. In applications where power consumption is critical, the improved noise performance at low data rates may not be required. For these applications, the ADS1018 supports duty cycling that can yield significant power savings by periodically requesting high data-rate readings at an effectively lower data rate.

For example, an ADS1018 in power-down state with a data rate set to 3300 SPS can be operated by a microcontroller that instructs a single-shot conversion every 7.8 ms (128 SPS). A conversion at 3300 SPS only requires approximately 0.3 ms; therefore, the ADS1018 enters power-down state for the remaining 7.5 ms. In this configuration, the ADS1018 consumes approximately 1/25 the power that is otherwise consumed in continuous-conversion mode. The duty cycling rate is completely arbitrary and is defined by the master controller. The ADS1018 offers lower data rates that do not implement duty cycling and also offers improved noise performance, if required.



## 9.5 Programming

## 9.5.1 Serial Interface

The SPI-compatible serial interface consists of either four signals ( $\overline{CS}$ , SCLK, DIN, and DOUT/ $\overline{DRDY}$ ), or three signals (SCLK, DIN, and DOUT/ $\overline{DRDY}$ , with  $\overline{CS}$  tied low). The interface is used to read conversion data, read from and write to registers, and control device operation.

# 9.5.2 Chip Select (CS)

The chip select pin (CS) selects the ADS1018 for SPI communication. This feature is useful when multiple devices share the same serial bus. Keep CS low for the duration of the serial communication. When CS is taken high, the serial interface is reset, SCLK is ignored, and DOUT/DRDY enters a high-impedance state. In this state, DOUT/DRDY cannot provide data-ready indication. In situations where multiple devices are present and DOUT/DRDY must be monitored, lower CS periodically. At this point, the DOUT/DRDY pin either immediately goes high to indicate that no new data are available, or immediately goes low to indicate that new data are present in the Conversion register and are available for transfer. New data can be transferred at any time without concern of data corruption. When a transmission starts, the current result is locked into the output shift register and does not change until the communication completes. This system avoids any possibility of data corruption.

# 9.5.3 Serial Clock (SCLK)

The serial clock pin (SCLK) features a Schmitt-triggered input and is used to clock data on the DIN and DOUT/DRDY pins into and out of the ADS1018. Even though the input has hysteresis, keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. To reset the serial interface, hold SCLK low for 28 ms, and the next SCLK pulse starts a new communication cycle. Use this time-out feature to recover communication when a serial interface transmission is interrupted. When the serial interface is idle, hold SCLK low.

# 9.5.4 Data Input (DIN)

The data input pin (DIN) is used along with SCLK to send data to the ADS1018. The device latches data on DIN at the SCLK falling edge. The ADS1018 never drives the DIN pin.

## 9.5.5 Data Output and Data Ready (DOUT/DRDY)

The data output and data ready pin (DOUT/DRDY) is used with SCLK to read conversion and register data from the ADS1018. Data on DOUT/DRDY are shifted out on the SCLK rising edge. DOUT/DRDY is also used to indicate that a conversion is complete and new data are available. This pin transitions low when new data are ready for retrieval. DOUT/DRDY is also able to trigger a microcontroller to start reading data from the ADS1018. In continuous-conversion mode, DOUT/DRDY transitions high again 8 µs before the next data ready signal (DOUT/DRDY low) if no data are retrieved from the device. This transition is shown in Figure 11. Complete the data transfer before DOUT/DRDY returns high.



(1)  $\overline{\text{CS}}$  can be held low if the ADS1018 does not share the serial bus with another device. If  $\overline{\text{CS}}$  is low, DOUT/DRDY asserts low indicating new data are available.

## Figure 11. DOUT/DRDY Behavior Without Data Retrieval in Continuous-Conversion Mode

When CS is high, <u>DOUT/DRDY</u> is configured by default with a weak internal pullup resistor. This feature reduces the risk of DOUT/DRDY floating near midsupply and causing leakage current in the master device. To disable this pullup resistor and place the device into a high-impedance state, set the PULL\_UP\_EN bit to 0 in the Config register.

# **Programming (continued)**

# 9.5.6 Data Format

The ADS1018 provides 12 bits of data in binary twos complement format that is left justified within the 16-bit data word. A positive full-scale (+FS) input produces an output code of 7FF0h and a negative full-scale (-FS) input produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale. Table 3 summarizes the ideal output codes for different input signals. Figure 12 shows code transitions versus input voltage.

 Table 3. Input Signal versus Ideal Output Code

IDEAL OUTPUT CODE<sup>(1)</sup>

\_\_\_\_

≥ +FS (2 <sup>++</sup> − 1) / 2 <sup>++</sup>	7FF0h
+FS / 2 <sup>11</sup>	0010h
0	0
FS / 2 <sup>11</sup>	FFF0h
< _FS	8000h

(1) Excludes the effects of noise, INL, offset, and gain errors.

INPUT SIGNAL, VIN

 $(AIN_P - AIN_N)$ 

9.5.7 Data Retrieval

Data is written to and read from the ADS1018 in the same manner for both single-shot and continuous conversion modes, without having to issue any commands. The operating mode for the ADS1018 is selected by the MODE bit in the Config register.

Set the MODE bit to 0 to put the device in continuous-conversion mode. In continuous-conversion mode, the device is constantly starting new conversions even when  $\overline{CS}$  is high.

Set the MODE bit to 1 for single-shot mode. In single-shot mode, a new conversion only starts by writing a 1 to the SS bit.

The conversion data are always buffered, and retain the current data until replaced by new conversion data. Therefore, data can be read at any time without concern of data corruption. When DOUT/DRDY asserts low, indicating that new conversion data are ready, the conversion data are read by shifting the data out on DOUT/DRDY. The MSB of the data (bit 15) on DOUT/DRDY is clocked out on the first SCLK rising edge. At the same time that the conversion result is clocked out of DOUT/DRDY, new Config register data are latched on DIN on the SCLK falling edge.

The ADS1018 also offers the possibility of direct readback of the Config register settings in the same data transmission cycle. One complete data transmission cycle consists of either 32 bits (when the Config register data readback is used) or 16 bits (only used when the CS line can be controlled and is not permanently tied low).





# 9.5.7.1 32-Bit Data Transmission Cycle

The data in a 32-bit data transmission cycle consist of four bytes: two bytes for the conversion result, and an additional two bytes for the Config register readback. The device always reads the MSB first.

Write the same Config register setting twice during one transmission cycle as shown in Figure 13. If convenient, write the Config register setting once during the first half of the transmission cycle, and then hold the DIN pin either low (as shown in Figure 14) or high during the second half of the cycle. If no update to the Config register setting written in the first two bytes of a 32-bit transmission cycle is read back in the last two bytes of the same cycle.



(1) CS can be held low if the ADS1018 does not share the serial bus with another device. If CS is low, DOUT/DRDY asserts low indicating new data are available.

## Figure 14. 32-Bit Data Transmission Cycle: DIN Held Low

## 9.5.7.2 16-Bit Data Transmission Cycle

If Config register data are not required to be read back, the ADS1018 conversion data can be clocked out in a short 16-bit data transmission cycle, as shown in Figure 15. Take CS high after the 16th SCLK cycle to reset the SPI interface. The next time CS is taken low, data transmission starts with the currently buffered conversion result on the first SCLK rising edge. If DOUT/DRDY is low when data retrieval starts, the conversion buffer is already updated with a new result. Otherwise, if DOUT/DRDY is high, the same result from the previous data transmission cycle is read.



Figure 15. 16-Bit Data Transmission Cycle

# 9.6 Register Maps

The ADS1018 has two registers that are accessible through the SPI. The Conversion register contains the result of the last conversion. The Config register allows the user to change the ADS1018 operating modes and query the status of the devices.

## 9.6.1 Conversion Register [reset = 0000h]

The 16-bit Conversion register contains the result of the last conversion in binary twos complement format. Following power up, the Conversion register is cleared to 0, and remains 0 until the first conversion is complete. The register format is shown in Figure 16.

Figure 16. Conversion Register	
--------------------------------	--

15	14	13	12	11	10	9	8
D11	D10	D9	D8	D7	D6	D5	D4
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
D3	D2	D1	D0	Reserved			
R-0h	R-0h	R-0h	R-0h				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### Table 4. Conversion Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:4	D[11:0]	R	000h	12-bit conversion result
3:0	Reserved	R	0h	Always reads back 0h

# 9.6.2 Config Register [reset = 058Bh]

The 16-bit Config register can be used to control the ADS1018 operating mode, input selection, data rate, full-scale range, and temperature sensor mode. The register format is shown in Figure 17.

# Figure 17. Config Register

15	14	13	12	11	10	9	8
SS		MUX[2:0]			PGA[2:0]		MODE
R/W-0h		R/W-0h			R/W-2h		R/W-1h
7	6	5	4	3	2	1	0
	DR[2:0]		TS_MODE	PULL_UP_EN	NOP[	1:0]	Reserved
	R/W-4h		R/W-0h	R/W-1h	R/W	-1h	R-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 5. Config Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	SS	R/W	Oh	Single-shot conversion start This bit is used to start a single conversion. SS can only be written when in power-down state and has no effect when a conversion is ongoing. When writing:



# Table 5. Config Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
14:12	MUX[2:0]	R/W	Oh	$\begin{array}{l} \mbox{Input multiplexer configuration} \\ \mbox{These bits configure the input multiplexer.} \\ 000 = AIN_P is AIN0 and AIN_N is AIN1 (default) \\ 001 = AIN_P is AIN0 and AIN_N is AIN3 \\ 010 = AIN_P is AIN1 and AIN_N is AIN3 \\ 011 = AIN_P is AIN2 and AIN_N is AIN3 \\ 100 = AIN_P is AIN0 and AIN_N is GND \\ 101 = AIN_P is AIN1 and AIN_N is GND \\ 101 = AIN_P is AIN2 and AIN_N is GND \\ 110 = AIN_P is AIN3 and AIN_N is GND \\ 111 = AIN_P is AIN3 and AIN_N is AIN3 \\ 111 = AIN_P is AIN3 and AIN3 \\ 111 = AIN_P is AIN3 and AIN3 \\ 111 = AIN_P is AIN3 \\ 11$
11:9	PGA[2:0]	R/W	2h	Programmable gain amplifier configurationThese bits configure the programmable gain amplifier. $000 = FSR$ is $\pm 6.144 V^{(1)}$ $001 = FSR$ is $\pm 4.096 V^{(1)}$ $010 = FSR$ is $\pm 2.048 V$ (default) $011 = FSR$ is $\pm 1.024 V$ $100 = FSR$ is $\pm 0.512 V$ $101 = FSR$ is $\pm 0.256 V$ $110 = FSR$ is $\pm 0.256 V$ $111 = FSR$ is $\pm 0.256 V$
8	MODE	R/W	1h	<b>Device operating mode</b> This bit controls the ADS1018 operating mode. 0 = Continuous-conversion mode 1 = Power-down and single-shot mode (default)
7:5	DR[2:0]	R/W	4h	Data rate           These bits control the data-rate setting.           000 = 128 SPS           001 = 250 SPS           010 = 490 SPS           011 = 920 SPS           100 = 1600 SPS (default)           101 = 2400 SPS           110 = 3300 SPS           111 = Not Used
4	TS_MODE	R/W	Oh	<b>Temperature sensor mode</b> This bit configures the ADC to convert temperature or input signals. 0 = ADC mode (default) 1 = Temperature sensor mode
3	PULL_UP_EN	R/W	1h	<b>Pullup enable</b> This bit enables a weak internal pullup resistor on the DOUT/DRDY pin only when $\overline{CS}$ is high. When enabled, an internal 400-k $\Omega$ resistor connects the bus line to supply. When disabled, the DOUT/DRDY pin floats. 0 = Pullup resistor disabled on DOUT/DRDY pin 1 = Pullup resistor enabled on DOUT/DRDY pin (default)
2:1	NOP[1:0]	R/W	1h	<ul> <li>No operation</li> <li>The NOP[1:0] bits control whether data are written to the Config register or not.</li> <li>For data to be written to the Config register, the NOP[1:0] bits must be 01. Any other value results in a NOP command. DIN can be held high or low during SCLK pulses without data being written to the Config register.</li> <li>00 = Invalid data; do not update the contents of the Config register</li> <li>01 = Valid data; update the Config register (default)</li> <li>10 = Invalid data; do not update the contents of the Config register</li> <li>11 = Invalid data; do not update the contents of the Config register</li> </ul>
0	Reserved	R	1h	Reserved Writing either 0 or 1 to this bit has no effect. Always reads back 1.

(1) This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to this device.

Texas Instruments

www.ti.com

# **10** Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# **10.1** Application Information

The ADS1018 is a precision, 12-bit  $\Delta\Sigma$  ADC that offers many integrated features to ease the measurement of the most common sensor types including various type of temperature and bridge sensors. The following sections give example circuits and suggestions for using the ADS1018 in various situations.

# **10.1.1 Serial Interface Connections**

The principle serial interface connections for the ADS1018 are shown in Figure 18.



Figure 18. Typical Connections

Most microcontroller SPI peripherals operate with the ADS1018. The interface operates in SPI mode 1 where CPOL = 0 and CPHA = 1, SCLK idles low, and data are launched or changed only on SCLK rising edges; data are latched or read by the master and slave on SCLK falling edges. Details of the SPI communication protocol employed by the ADS1018 can be found in the *Timing Requirements: Serial Interface* section.

It is a good practice to place  $50-\Omega$  resistors in the series path to each of the digital pins to provide some shortcircuit protection. Take care to still meet all SPI timing requirements because these additional series resistors along with the bus parasitic capacitances present on the digital signal lines slews the signals.

The fully-differential input of the ADS1018 is ideal for connecting to differential sources (such as thermocouples and thermistors) with a moderately low source impedance. Although the ADS1018 can read fully-differential signals, the device cannot accept negative voltages on either of its inputs because of ESD protection diodes on each pin. When an input exceeds supply or drops below ground, these diodes turn on to prevent any ESD damage to the device.



# **Application Information (continued)**

### **10.1.2 GPIO Ports for Communication**

Most microcontrollers have programmable input/output (I/O) pins that can be set in software to act as inputs or outputs. If an SPI controller is not available, the ADS1018 can be connected to GPIO pins and the SPI bus protocol can be simulated. Using GPIO pins to generate the SPI interface requires only that the pins be configured as push or pull inputs or outputs. Furthermore, if the SCLK line is held low for more than 28 ms, communication times out. This condition means that the GPIO ports must be capable of providing SCLK pulses with no more than 28 ms between pulses.

#### 10.1.3 Analog Input Filtering

Analog input filtering serves two purposes: first, to limit the effect of aliasing during the sampling process and second, to reduce external noise from being a part of the measurement.

As with any sampled system, aliasing can occur if proper antialias filtering is not in place. Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components fold back and show up in the actual frequency band of interest below half the sampling frequency. The filter response of the digital filter repeats at multiples of the sampling frequency, also known as modulator frequency  $f_{(MOD)}$ , as shown in Figure 19. Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency or multiples thereof are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.







# **Application Information (continued)**

Many sensor signals are inherently band-limited; for example, the output of a thermocouple has a limited rate of change. In this case the sensor signal does not alias back into the pass-band when using a  $\Delta\Sigma$  ADC. However, any noise pickup along the sensor wiring or the application circuitry can potentially alias into the pass band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed-circuit-board (PCB) itself in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order, resistor-capacitor (RC) filter is, in most cases, sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond  $f_{(MOD)}$  / 2 is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS1018 attenuates signals to a certain degree. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or ten times higher is generally a good starting point for a system design.

## 10.1.4 Single-Ended Inputs

Although the ADS1018 has two differential inputs, the device can measure four single-ended signals. Figure 20 shows a single-ended connection scheme. The ADS1018 is configured for single-ended measurement by configuring the mux to measure each channel with respect to ground. Data are then read out of one input based on the selection in the Config register. The single-ended signal can range from 0 V up to positive supply or +FS, whichever is lower. Negative voltages cannot be applied to this circuit because the ADS1018 can only accept positive voltages with respect to ground. The ADS1018 does not lose linearity within the input range.

The ADS1018 offers a differential input voltage range of  $\pm$ FS. The single-ended circuit shown in Figure 20, however, only uses the positive half of the ADS1018 FS input voltage range because differentially negative inputs are not produced. Because only half of the FS range is used, one bit of resolution is lost. For optimal noise performance, use differential configurations whenever possible. Differential configurations maximize the dynamic range of the ADC and provide strong attenuation of common-mode noise.



NOTE: Digital pin connections omitted for clarity.

## Figure 20. Measuring Single-Ended Inputs

The ADS1018 also allows AIN3 to serve as a common point for measurements by adjusting the mux configuration. AIN0, AIN1, and AIN2 can all be measured with respect to AIN3. In this configuration, the ADS1018 operates with inputs where AIN3 serves as the common point. This ability improves the usable range over the single-ended configuration because negative differential voltages are allowed when GND <  $V_{(AIN3)}$  < VDD; however, common-mode noise attenuation is not offered.



# **Application Information (continued)**

## 10.1.5 Connecting Multiple Devices

When connecting multiple ADS1018 devices to a single SPI bus, SCLK, DIN, and DOUT/DRDY can be safely shared by using a dedicated chip-select (CS) for each SPI-enabled device. By default, when CS goes high for the ADS1018, DOUT/DRDY is pulled up to VDD by a weak pullup resistor. This feature prevents DOUT/DRDY from floating near midrail and causing excess current leakage on a microcontroller input. If the PULL\_UP\_EN bit in the Config register is set to 0, the DOUT/DRDY pin enters a 3-state mode when CS transitions high. The ADS1018 cannot issue a data-ready pulse on DOUT/DRDY when CS is high. To evaluate when a new conversion is ready from the ADS1018 when using multiple devices, the master can periodically drop CS to the ADS1018. When CS goes low, the DOUT/DRDY pin immediately drives either high or low. If the DOUT/DRDY line drives low on a low CS, new data are currently available for clocking out at any time. If the DOUT/DRDY line drives high, no new data are available and the ADS1018 returns the last read conversion result. Valid data can be retrieved from the ADS1018 at anytime without concern of data corruption. If a new conversion becomes available during data transmission, that conversion is not available for readback until a new SPI transmission is initiated.





Figure 21. Connecting Multiple ADS1018s

# **Application Information (continued)**

# 10.1.6 Pseudo Code Example

The flow chart in Figure 22 shows a pseudo-code sequence with the required steps to set up communication between the device and a microcontroller to take subsequent readings from the ADS1018. As an example, the default Config register settings are changed to set up the device for FSR =  $\pm 0.512$  V, continuous-conversion mode, and a 920-SPS data rate.



Figure 22. Pseudo-Code Example Flowchart

# **10.2 Typical Application**

Figure 23 shows the basic connections for an independent, two-channel thermocouple measurement system when using the internal high-precision temperature sensor for cold-junction compensation. Apart from the thermocouples, the only external circuitry required are biasing resistors; first-order, low-pass, antialiasing filters; and a power-supply decoupling capacitor.



Figure 23. Two-Channel Thermocouple Measurement System

# 10.2.1 Design Requirements

 Table 6 lists the design parameters for this application.

Table 6. Design	n Parameters
-----------------	--------------

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Full-scale range	±0.256 V
Update rate	≥ 100 readings per second
Thermocouple type	К
Temperature measurement range	–200°C to +1250°C
Measurement accuracy at $T_A = 25^{\circ}C^{(1)}$	±2.7°C

(1) With offset calibration, and no gain calibration. Measurement does not account for thermocouple inaccuracy.

## 10.2.2 Detailed Design Procedure

The biasing resistors ( $R_{PU}$  and  $R_{PD}$ ) serve two purposes. The first purpose is to set the common-mode voltage of the thermocouple to within the specified voltage range of the device. The second purpose is to offer a weak pullup and pulldown to detect an open thermocouple lead. When one of the thermocouple leads fails open, the positive input is pulled to VDD and the negative input is pulled to GND. The ADC consequently reads a full-scale value that is outside the normal measurement range of the thermocouple voltage to indicate this failure condition. When choosing the values of the biasing resistors, take care so that the biasing current does not degrade measurement accuracy. The biasing current flows through the thermocouple and can cause self-heating and additional voltage drops across the thermocouple leads. Typical values for the biasing resistors range from 1 M $\Omega$ to 50 M $\Omega$ .

#### ADS1018 JAJSHX4D – NOVEMBER 2012 – REVISED SEPTEMBER 2019



www.ti.com

Although the device digital filter attenuates high-frequency components of noise, provide a first-order, passive RC filter at the inputs to further improve performance. The differential RC filter formed by  $R_{DIFFA}$ ,  $R_{DIFFB}$ , and the differential capacitor  $C_{DIFF}$  offers a cutoff frequency that is calculated using Equation 3. While the digital filter of the ADS1018 strongly attenuates high-frequency components of noise, provide a first-order, passive RC filter to further suppress high-frequency noise and avoid aliasing. Care must be taken when choosing the filter resistor values because the input currents flowing into and out of the device cause a voltage drop across the resistors. This voltage drop shows up as an additional offset error at the ADC inputs. Limit the filter resistor values to below 1 k $\Omega$  for best performance.

$$f_{C} = 1 / [2\pi \times (R_{DIFFA} + R_{DIFFB}) \times C_{DIFF}]$$

(3)

Two common-mode filter capacitors ( $C_{CMA}$  and  $C_{CMB}$ ) are also added to offer attenuation of high-frequency, common-mode noise components. Differential capacitor  $C_{DIFF}$  must be at least an order of magnitude (10x) larger than these common-mode capacitors because mismatches in the common-mode capacitors can convert common-mode noise into differential noise.

The highest measurement resolution is achieved when the largest potential input signal is slightly lower than the FSR of the ADC. From the design requirement, the maximum thermocouple voltage ( $V_{TC}$ ) occurs at a thermocouple temperature ( $T_{TC}$ ) of 1250°C. At this temperature,  $V_{TC}$  = 50.644 mV, as defined in the tables published by the National Institute of Standards and Technology (NIST) using a cold-junction temperature ( $T_{CJ}$ ) of 0°C. A thermocouple produces an output voltage that is proportional to the temperature difference between the thermocouple tip and the cold junction. If the cold junction is at a temperature below 0°C, the thermocouple produces a voltage larger than 50.644 mV. The isothermal block area is constrained by the operating temperature range of the device. Therefore, the isothermal block temperature is limited to -40°C. A K-type thermocouple at  $T_{TC}$  = 1250°C produces an output voltage of  $V_{TC}$  = 50.644 mV – (-1.527 mV) = 52.171 mV when referenced to a cold-junction temperature of  $T_{CJ}$  = -40°C. The device offers a full-scale range of ±0.256 V and that is what is used in this application example.

The device integrates a high-precision temperature sensor that can be used to measure the temperature of the cold junction. The temperature sensor mode is enabled by setting bit TS\_MODE = 1 in the Config register. The accuracy of the overall temperature sensor depends on how accurately the ADS1018 can measure the cold junction, and hence, careful component placement and PCB layout considerations must be employed for designing an accurate thermocouple system. The ADS1118 Evaluation Module provides a good starting point and offers an example to achieve good cold-junction compensation performance. The ADS1118 Evaluation Module uses the same schematic as shown in Figure 23, except with only one thermocouple channel connected. Refer to the application note, *Precision Thermocouple Measurement With the ADS1118*, SBAA189, for details on how to optimize your component placement and layout to achieve good cold-junction compensation performance.

The calculation procedure to achieve cold-junction compensation can be done in several ways. A typical way is to interleave readings between the thermocouple inputs and the temperature sensor. That is, acquire one on-chip temperature result,  $T_{CJ}$ , for every thermocouple ADC voltage measured,  $V_{TC}$ . To account for the cold junction, first convert the temperature sensor reading within the ADS1018 to a voltage ( $V_{CJ}$ ) that is proportional to the thermocouple currently being used. This process is generally accomplished by performing a reverse lookup on the table used for the thermocouple voltage-to-temperature conversion. Adding these two voltages yields the thermocouple-compensated voltage ( $V_{Actual}$ ), where  $V_{Actual} = V_{CJ} + V_{TC}$ . Then,  $V_{Actual}$  is converted to a temperature ( $T_{Actual}$ ) using the same NIST lookup table. A block diagram showing this process is given in Figure 24. Refer to application note SBAA189 for a detailed explanation of this method.





Figure 24. Software-Flow Block Diagram

Figure 25 and Figure 26 show the expected measurement results. A system offset calibration is performed at  $T_{TC}$  = 25°C that equates to  $V_{TC}$  = 0 V when  $T_{CJ}$  = 25°C. The dashed blue lines in Figure 25 show the maximum error guard band due to ADC gain and nonlinearity error. The dashed blue lines in Figure 26 show the corresponding temperature measurement error guard band calculated from the data in Figure 25 using the NIST tables. The dashed red lines in Figure 26 include the guard band for the temperature sensor inaccuracy (±1°C), in addition to the device gain and nonlinearity error. Note that the results in Figure 25 and Figure 26 do not account for the thermocouple inaccuracy that must also be considered while designing a thermocouple measurement system.

# 10.2.3 Application Curves



# **11 Power Supply Recommendations**

The device requires a single power supply, VDD, to power both the analog and digital circuitry of the device.

# 11.1 Power-Supply Sequencing

Wait approximately 50  $\mu s$  after VDD is stabilized before communicating with the device to allow the power-up reset process to complete.

# 11.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. VDD must be decoupled with at least a 0.1- $\mu$ F capacitor, as shown in Figure 27. The 0.1- $\mu$ F bypass capacitor supplies the momentary bursts of extra current required from the supply when the ADS1018 is converting. Place the bypass capacitor as close to the power-supply pin of the device as possible using low-impedance connections. For best performance, use multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



Figure 27. Power-Supply Decoupling



# 12 Layout

# 12.1 Layout Guidelines

Use best design practices when laying out a printed-circuit-board (PCB) for both analog and digital components. This recommendation generally means that the layout separates analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog muxes] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. An example of good component placement is shown in Figure 28. Although Figure 28 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.



Figure 28. System Component Placement

The use of split analog and digital ground planes is not necessary for improved noise performance (although for thermal isolation this option is a worthwhile consideration). However, the use of a solid ground plane or ground fill in PCB areas with no components is essential for optimum performance. If the system being used employs a split digital and analog ground plane, TI generally recommends that the ground planes be connected together as close to the device as possible. A two-layer board is possible using common grounds for both analog and digital grounds. Additional layers can be added to simplify PCB trace routing. Ground fill may also reduce EMI and RFI issues.

For best system performance, keep digital components, especially RF portions, as far as practically possible from analog circuitry in a given system. Additionally, minimize the distance that digital control traces run through analog areas and avoid placing these traces near sensitive analog components. Digital return currents usually flow through a ground path that is as close to the digital path as possible. If a solid ground connection to a plane is not available, these currents may find paths back to the source that interfere with analog performance. The implications that layout has on the temperature-sensing functions are much more significant than for ADC functions.

Bypass supply pins to ground with a low-ESR ceramic capacitor. The optimum placement of the bypass capacitors is as close as possible to the supply pins. The ground-side connections of the bypass capacitors must be low-impedance connections for optimum performance. The supply current flows through the bypass capacitor terminal first and then to the supply pin to make the bypassing most effective.

Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Use high-quality differential capacitors. The best ceramic-chip capacitors are C0G (NPO), with stable properties and low-noise characteristics. Thermally isolate a copper region around the thermocouple input connections to create a thermally-stable cold junction. Obtaining acceptable performance with alternate layout schemes is possible as long as the above guidelines are followed.

See Figure 29 and Figure 30 for layout examples of the X2QFN and VSSOP packages.



www.tij.co.jp

# 12.2 Layout Example



Figure 29. X2QFN Package



Figure 30. VSSOP Package



#### www.tij.co.jp

# 13 デバイスおよびドキュメントのサポート

# 13.1 ドキュメントのサポート

# 13.1.1 関連資料

関連資料については、以下を参照してください。

- テキサス・インスツルメンツ、『Precision Thermocouple Measurement with the ADS1118』アプリケーション・レポート (英語)
- テキサス・インスツルメンツ、『ADS1118EVM User Guide and Software Tutorial』ユーザー・ガイド(英語)
- テキサス・インスツルメンツ、『430BOOST-ADS1118 Booster Pack』ユーザー・ガイド(英語)
- テキサス・インスツルメンツ、『ADS1118 Boosterpack quick start』(英語)
- テキサス・インスツルメンツ、『A Glossary of Analog-to-Digital Specifications and Performance Characteristics』ア プリケーション・レポート(英語)

# 13.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 13.3 コミュニティ・リソース

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

# 13.4 商標

E2E is a trademark of Texas Instruments. SPI is a trademark of Motorola. All other trademarks are the property of their respective owners.

## 13.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

# 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS1018IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BTNQ	Samples
ADS1018IDGST	ACTIVE	VSSOP	DGS	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BTNQ	Samples
ADS1018IRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDZ	Samples
ADS1018IRUGT	ACTIVE	X2QFN	RUG	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDZ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1018IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
ADS1018IDGST	VSSOP	DGS	10	250	180.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

22-Jan-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1018IDGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
ADS1018IDGST	VSSOP	DGS	10	250	213.0	191.0	35.0

# **DGS0010A**



# **PACKAGE OUTLINE**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



# DGS0010A

# **EXAMPLE BOARD LAYOUT**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGS0010A

# **EXAMPLE STENCIL DESIGN**

# VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**



- B. This drawing is subject to change without notice.
  C. QFN (Quad Flatpack No-Lead) package configuration.
  D. This package complies to JEDEC MO-288 variation X2EFD.



# 重要なお知らせと免責事項

TIは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス・デザインを含みます)、アプリケーションや 設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供してお り、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的に かかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあら ゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプ リケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載す ることは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを 自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、または ti.com やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供され ています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありま せん。

お客様がいかなる追加条項または代替条項を提案した場合でも、TIはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated